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ABSTRACT
The aim of this project is to design and build an indus-
trialized microprocessor system capable of testing the
limits and capabilities of microprocessors in the indus-
trial process control world. The system must be
capable of operating in a data logging or control or
supervisory capacity.
The system consists of a ruggerdized, eleclrically isola-
ted unit,designed on a "black box" principle, with minimum
operator controls. It is housed in a sealed crate with
internal access via rows of input and output plugs and
connecters.
The system has been designed on a modular basis in order
to simplify expansion. It can be operated as a small
dedicated controller or expanded by the addition of memory
and/or industrial I/O modules to its full capacity.
The system is based on an INTEL 8080 microprocessor. The
industrial interface consists of electrically isolated
analog and digital input and output modules which can
be selected under program control. There are also up
to 64 asynchronous priority encoded alarm channels that
can interrupt the control sequence at any time should an
alarm condition arise. For debugging hardware and
software a plug-on front panel unit is provided.
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CHAPTER 1.
INTRODUCTION
1
1.1 THE LOGIC NOVEAU MICROPROCESSORS
When the history of digital electronics is written,
1974 to 1976 will be recorded as the period when the
microprocessor came of age. From humble beginnings,
with only 2 products in 1971, an industry that had
been predicted for at least a decade came into being.
Now, a mere five years later, there are more than
thirty different microprocessors available, announced,
promised or under development.
Microprocessors are at present claiming the limelight
in nearly every field of electronics. In calculators,
point-of-sale terminals and graphics terminals, in
traffic controllers and instrumentation, in electronic
games and engine control units and finally in industrial
process control where alone more than 40 applications
of the microprocessor have been listed (ref. 1 ).
The list grows every day as engineers find new applica-
tions of these remarkable elements.
The architecture of microprocessors is still in an
evolutionary state, no two manufacturers agreeing on
anyone format, and each claiming superior qualities.
As a result, microprocessors today have word lengths
from 2 bits upwards and are manufactured using NMOS,
CMOS, PMOS, VMOS, 12L, SOS and bipolar technologies.
Instruction sets likewise vary widely, each having its
own virtues and restrictions.
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For the digital designer the sudden rush of this "Logic
Noveau" has come as something of a shock. Safely
. able to ignore the vagaries of software in the past,
many engineers have begun to learn that many of their
hard-won skills, such as in logic and later package
minimization, are becoming obsolete overnight and that
all the important logic is in the software.
However, once the designer has acclimatized to the
microprocessor, he realises that, although microproces-
sors are no more a panacea than any other form of logic,
they do offer numerous advantages, especially in the
industrial process control world.
1.2 ADVANTAGES OF MICROPROCESSORS
A. Low Cos ts :
Their low cost allows many areas previously not
economically viable for computer control to be
brought under digital control. In fact, accord-
ing to Intel Corporation Nichols (ref. 2 ), 20%
of the areas in which microprocessors are being
used at present are areas totally new to electronic
instrumentation, and by 1980 this will grow to 80%.
B. Greater Efficiency:
By nature many of the control algorithms used to
control industrial processes are relatively simple.
Also, the time constants of these processes are
often long, sometimes in the order of hours, com-
pared to computer response times. Hence in many
circumstances the computing power of a mini
computer is an overkill with very little CPU time
2
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being devoted to controlling the process. This
observation is borne out by the large amount of
time available for background tasks on many process
control computers. In these applications, a
dedicated micro computer system would be a far
more cost-effective solution.
C. Distributed Control Systems:
It is, however, in the field of distributed multi-
microprocessor networks that microprocessor appli-
cations become really exciting. It is here that
the microprocessor presents a direct challenge to
the reign of the minicomputer in industrial process
control.
There are two areas in which distributed multi-
microprocessor systems have distinct advantages
over minicomputers in industrial process control.
(i) IMPROVED SYSTEM RELIABILITY:
Firstly, there is improved overall system
reliability gained by distributing the control
of a complex process among a number of
microprocessors each controlling a sub-section
of a plant. In the traditional case where
a central computer controls the complete
process there is the problem that, should this
machine fail, the entire process will come to
a halt. A multi-microprocessor network gets
around this problem as there is a low probabi-
lity of all the microprocessors failing at
once. If one fails, only a small section of
the process is affected and manual takeover is
minimal. The smaller number of component
parts in a microprocessor also leads to high
reliability and ease of maintenance.
3
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The microcomputer may also be linked to a
single supervisory minicomputer which may
also have back up storage containing all
the programs of the various microcomputers.
Should anyone of these fail, its entire
program may be automatically reloaded from
the central computer. This principle may
also be extended to provide versatility inso-
far as the microcomputer program may be
dynamically altered by the central computer.
The central computer can also provide mass
data storage for the microcomputer. The
central computer can also act as a "peripheral"
to the microcomputer performing such needs
as rapid multiplications and divisions for
any arithmetic that need be done directly by
the microcomputer.
(ii) REDUCED CABLING COSTS,
The second scoring point for a distributed
microprocessor system is related to cabling
expenses. These are most significant in
processes that are distributed over a large
area. With a centrally located computer.
long runs of parallel wires connect the com-
puter to the sensors and control points of
the process. leading to high costs and noise
problems.
The microprocessor, on the other hand. can
be designed in a ruggardized industrial form
to be located close to the process it controls.
thus drastically reducing the length of
parallel lines. A single serial line may
then link the distributed controllers to other
4
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controllers or to a central computer. It
has been calculated (ref. 3 ) that up to
76% of cabling costs can be saved by using
this technique.
Reduced cabling and interconnections reduce
the probability of noise pickup and again
increases the overall system reliability.
This incentive to improve reliability is the
main reason for using microprocessors in
industrial process control applications.
But how much of a viable proposition are multi-
microprocessor networks and will they also not
suffer from the problems of inter-processor
communications of all other multi-processor systems
in real-time environments? This attempt to define
or establish the role and capabilities of micro-
processors in industry in in fact the aim of this
project as described in Chapter 2.
5
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CHAPTER 2.
6
AIM OF PROJECT
2.1 THE ROLE OF MICROPROCESSORS
The exact role that microprocessors are destined
to play is far from being defined. will the rapid
fire technological evolution see them channeled into
small dedicated controllers or perhaps as fairly
large-scale process controllers, or simply as
intelligent building blocks? Most conceivably
they will fulfill the requirements of all three
categories as well as ceasing to be the sole property
of the digital engineer and will be absorbed into the
world of electronics as an available tool, to be
used when really needed. It has been predicted
(ref. 4 ) that the distribution of applications of
microprocessors by 1978 will be
(a) 25% of the market replacement of hardwired
random logic and analog controllers to upgrade
existing systems;
(b) 10% of the market filling the gap in cases
where the mini computer was an overdesign;
(c) 65% of the market totally new applications
made possible by microprocessors' low cost and
flexibili ty.
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2.2 THE MEANS OF ESTABLISHING THIS ROLE
The aim of this project is to develop a low-cost
microcomputer system capable of performing the
following functions in typical industrial environ-
ments :
(al Data capture and subsequent data processing
and presentation;
(bl Supervision of a sub-section of a plant;
(cl Direct digital control of a sub-section of
a plant.
The system is to be expandable, versatile and rugged
enough to fulfill any or all of the above functions.
It is intended that this system assist in establish-
ing the role of the microprocessor and evaluating
its limitations.
Such an industrial process control microcomputer
system could operate in anyone of the three
forseeable categories of application for micro-
processors, i.e. :
(al Replacing hardwired logic;
(bl Replacing underutilized minis;
(cl New areas in process control.
Many of the more subtle aspects of microprocessor
applications are relatively unknown, for example
reliability, memory requirements for a given job,
language efficiency, programming techniques, the
optimum degree of hardware/software trade-off, etc.
7
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2.3 USING THE SYSTEM TO ESTABLISH THE ROLE
By designing a system to operate in an industrial
environment, the reliability of a system may be
fully verified. The expandibility of the system
means that valuable comparisons may be made. A
minimal system may be compared with a hardwired
logic network, and a fully expanded system with its
minicomputer equivalent.
The rigor of programming for a multitude of real
time processes should put to full test the software
capabilities of the machine.
In aiming at a low cost system investigations have
been made into just how much" logic" can be performed
by the software rather than by extra hardware,
without overloading the demand on CPU time.
In order to build a system capable of investigating
the capabilities of microprocessors in industrial
applications, a particular design philosophy had to
be adopted. This is covered in detail in Chapter 3.
8
Un
ive
rsi
ty 
of 
C
pe
 To
wn
        
         
        
       
        
        
         
  
   Mu       
         
    
         
          
        
       
         
      
       
          
 
CHAPTER 3.
9
DESIGN PHILOSOPHY
In formulating the design philosophy for the
industrialized microcomputer system, two key
factors were considered :
(a) The environment in which the system would be
operating;
(b) The functions it would be required to fulfill
in this environment.
Bearing these in mind, a design philosophy was formu-
lated consisting of three specific concepts.
3.1 INDUSTRIAL RELIABILITY
The system must satisfy the requirements of industrial
reliability. From the point of view of process
control computers, an industrial environment implies
an environment with a large degree of electro-magnetic
noise as well as an atmosphere with a high percentage
of corrosive gases and particles. Electrical
supplies can also be expected to contain large amounts
of noise such as line transients and dips or "brown-
ou t.s" .
In order to operate successfully under these conditions,
the following factors were considered fundamental to
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the design
(a) The use of optical isolators to isolate the
system from common mode noise induced on the
signal lines connecting it to the industrial
process;
(b) The use of constant voltage transformers and
line filters on the power supply to isolate
the system from line transients and dips.
Also, battery backup for the volatile semi-
conductor memory as well as the facility for a
power fail/restart routine was incorporated to
cope with supply line "noise";
(c) The use of a crate to house the system which
would provide electromagnetic and atmospheric
isolation. Electromagnetic isolation is to
be achieved by use of an aluminium crate lined
with a ferromagnetic screen. The crate must
also be sealed against a corrosive atmosphere.
At the same time, heat from the power supply
must be dissipated;
(d) The logic family (i.e. TTL, CMOS, etc.) to be
used in building the system had to be carefully
investigated as to which logic family provided
the best trade-offs with regard to noise immunity,
low power consumption and ease of use. The Low
Power Schottky logic was ultimately selected for
reasons described in Chapter 6.
The general architecture must be designed to minimise
noise pickup and a termination facility of a suitable
industrial standard must be provided.
10
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3.2 EXPANDABILITY AND FLEXIBILITY
The microcomputer system must be capable of
satisfying two extremes in process control require-
ments. These are:
(a) A minimal low cost stand alone system designed
to control or monitor a small number of process
parameters, say five or ten loops;
(b) A fully expanded system operating either on a
stand alone basis or linked to a network and
controlling or monitoring a large number of
process parameters with a large amount of data
formatting and handling. In the stand alone
mode it must be capable of driving a full array
of peripherals.
In order to achieve this, the microprocessor
system consists of a basic "bare bones" layout
consisting of a few essential cards of logic.
Expansion is then simply a matter of plugging
on extra Input/Output or memory modules. The
system may be expanded up to its full capacity
of 256 input and 256 output ports, 65 kilowords
of memory, a real time clock, and a full array
of peripherals. In most applications the system
used will be used somewhere between the minimal
and fully expanded states.
3.3 THE BLACK BOX APPROACH
The system must be thought of as an industrial con-
troller, and many of the traditional ideas of the
II
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computer-human interface must be discarded. The
controller is housed in a rugged, electrically and
environmentally isolated "box". The box has two
rows of connectors for input and output. This con-
trol box needs no special airconditioned environment,
unlike many classical computer systems.
In the interest of system security, this industrial
controller/data logger has been designed for minimum
operator interaction. Once the system has been
installed there will be only two levels of access.
The first is at the plant engineer or management level,
where communication is provided via a keyboard which
can be located in an office away from the "box" itself.
From here, set-point changes, general program changes
or initialization can take place, with an optional
printout for every change that occurs and the time
at which it took place.
The only other interaction is that of the maintenance
engineer. This is achieved by means of a plug-in
front panel which acts as a control and monitor
device. There need only be one front panel for any
number of processors, to be plugged into any computer
system that requires attention.
with these concepts in mind, that is to build a
"Black box" type of industrial controller/data logger,
that is capable of operating in harsh industrial
environments with minimum operator interaction and
in a wide variety of applications, the viability of
microprocessors in industrial applications may be
fully investigated.
1
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SYNOPSIS
In this section (Section 1), the "Logic
Noveau" the microprocessor, was introduced
and some of its immediately apparent advantages
in various engineering applications were
delineated. The problem then is posed:
What is the role of the microprocessor and what
are its capabilities in a real time process
control industry? To establish this is the
aim and purpose of the project. The require-
ments for a system that would be capable of
exploring such a role are expressed. The
final chapter in the section then describes
how such a system could be implemented and what
the basic design requirement would be.
13
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SECTION II
SYSTEM HARDWARE
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CHAPTER 4.
14
INTRODUCTION TO HARDWARE
This section contains information concerning the design,
operation and justification for choice of components in
the Industrialized Microcomputer System. An overall
block diagram and physical layout of the system is shown
in figs. 1 and 2.
4.1 GENERAL ARCHITECTURE
The hardware design of the Industrialized Microcomputer
system can be divided into three main sections :-
A. A Microcomputer: This consists of -
(1) A CPU module;
(2) 4 kiloword RAM memory module (expandable
to 64 kilowords);
(3) Interrupt Control unit and Real Time Clock;
(4) Peripheral Interface unit.
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B. A Front Panel Unit: Consisting of -
(1) Led. 's displaying data bus, address bus,
and control signals;
(2) Control lines to RESET, STEP or RUN the
system;
(3) A front panel DMA channel.
C. Industrial Interface: This consists of -
(1) 16 Channel asynchronous Alarm Module;
(2) 32 bit digital Input Module;
(3) 32 Bit digital Output Module;
(4) 4 channel Analog Output Module;
(5) 16 channel Analog Input Module.
Analog input and output channels and digital input
and output channels as well as Alarm interrupt channels
are a sufficiently comprehensive interface to test
the workability of the system in industry.
The system has been designed on a modular basis. The
main purpose for this is that the system may be used
with equal ease in both its minimal and fUlly expanded
state. Each module or function in both the micro-
computer section and the industrial interface section
occupy one slot in the main frame, i.e. one card.
17
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The front panel unit is a separate unit and is housed
in its own sealed crate.
4.2 PRACTICAL LIMITATIONS
A. Size:
The system that has been built is the smallest
system containing all the options in the indus-
trial interface. That is to say, although the
industrial interface may be expanded up to 256
input and 256 output channels and memory ex-
panded up to 65 kilowords, these cards would
require more space than is available in the crate.
Thus only one module of each option has actually
been built. This is sufficient to demonstrate
the operation of the system. With adequate
buffering expansion into further crates is straight
forward.
B. Wire Wrap:
Although the system is intended for use in indus-
trial environment, wire-wrapping techniques have
been used for interconnections of the logic.
The reason for this was the lack of adequate
printed circuit manufacturing facilities. For
a "one-off" job wire-wrapping is perfectly ade-
quate and has two advantages over PC boards:
(1) Large ground and power planes can easily
be provided;
(2) Interconnections can be kept shorter than
on PC boards.
18
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4.3 DEVELOPMENT PHASES
Hardware development of the system had three phases:
19
A. Selection of the electronic components
consisted mainly of -
This
(1) Selection of the microprocessor - the Intel
8080;
(2) Selection of the logic family to be used -
Low Power Schottky.
B. Construction of a hardware and software development
system:- This was used to gain initial understand-
ing of the microprocessor and was used later for
the development of software.
C. Design and Construction of the Industrialized
Microcomputer System:- This occurred in two
stages -
(1) The design construction and testing of a
microcomputer and front panel;
(2) The design construction and testing of the
industrial interface using the microcomputer.
The entire system as it has been built covers ten
cards in the main frame and a single card in the front
panel unit. The relative location of these cards
can be seen in fig. 2.
Justification for the various components used is
given in the following chapters as well as a functional
description of the various sections of hardware.
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
   
        
      
   
 
       
 
         
   
        
      
         
    
       
     
 
        
    
        
     
          
            
        
      
       
          
   ll     
 
CHAPTER 5.
20
CHOICE OF MICROPROCESSOR
5.0 WHY THE INTEL 8080?
The choice of microprocessor to be used was made
during the fourth quarter of 1974. The choice
of microprocessor at that time was fairly limited
(especially on the local market). See AppendixA
The Intel 8080 was chosen for the following
reasons :-
A. Previous experience with the Intel 8008 had
shown this microprocessor to be suitable for
industrial applications (Ref. 5 Most
difficulties experienced with the 8008 had been
sorted out in the second generation 8080 micro-
processor.
B. The 8080 is particularly suitable for rapid hand-
ling of interrupts which are an advantage in this
s~t~.
C. The 8080 was considered fast enough for such an
application and hence high speed bipolar micro-
processors were not considered.
D. Good vendor commitment and ready availability of
Intel products.
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E. A powerful instruction set makes it worthwhile
for future software development.
F. Although a CMOS based microprocessor may have
been a better choice from the noise immunity
consideration, no such processor was available
at the time.
G. Second sourcing of 8080 by TI and Siemens ensures
supply.
H. Good selection of compatible I/O and interface
chips such as interrupt handlers and serial com-
munication interface chips.
Ultimately the choice is governed by availability and
at the time of selection the 8080 was one of the few
microprocessors readily available. Since the time
when the 8080 was originally chosen, the microcomputer
market has exploded with a wide range of suitable
products which may handle the job equally well, yet
even now no one other microcomputer stands out as
an obviously superior choice.
5.1 THE INTEL 8080 MICROPROCESSOR (fig. 3 )
Intel's 8080 is an outgrowth of their experience with
the 8008. Although there is much software compati-
bility many of the idiosyncracies in the 8008 (ref. 6
have been ironed out in the 8080.
The 8080 is manufactured as a single 40 pin NMOS
chip. Architecturally, the 8080 has a three 16
21
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bit register file and an eight bit accumulator.
For compatibility with 8008 software many instruc-
tions treat these as seven separate eight-bit regis-
ters. The sixteen-bit stack pointer is used to
place all return addresses in RAM/which means that the
program counter must be a unique on-chip register.
The address bus is sixteen bits wide and is entirely
separate from the eight bit data bus.
The stack in RAM can also be used to store data and
is of unlimited depth (to the limits of storage).
The 8080 has instructions that permit explicit
addressing of storage locations and allows any of the
three main registers to hold and output an address
when using register-indirect addressing.
The push down stack can be used to hold the status
bits and important register contents for interrupt
servicing.
Instruction execution times range from 2 to 9 micro-
seconds for shortest and longest instructions.
This is about ten times the speed of the 8008.
The 8080 has two potential disadvantages:
(1) From a software standpoint the lack of indexed
addressing can be serious in some applications;
(2) From the hardware viewpoint. the need for a
third power supply can be a disadvantage.
Details of operation and timing diagrams as well as
a description of the control signals to and from the
8080 can be found in Appendix B.
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CHOICE OF
CIThPTER 6.
SYSTEM LOGIC FAMILY
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A number of Logic Families were considered for the
microprocessor system, i.e. the logic other than
memory and the microprocessor itself. These are
described below. Low Power Schottky was chosen
ultimately for reasons discussed in 6.3.
6.1 CMOS
For an industrial environment where high noise
immunity and low power consumption are invaluable
credits to any logic family as well as its low price,
CMOS seemed an obvious first choice. However, on
closer examination CMOS was deemed unsuitable for
the following reasons :
A. Incompatibility with rest of logic: The 8080
has output levels which are TTL compatible.
CMOS cannot be driven by TTL levels. Further-
more, the memory chips, INTEL 510l's, although
they are CMOS memories, also have TTL compatible
inputs and outputs and are unsuited to drive CMOS.
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This led to unnecessarily complicated logic if
TTL-CMOS-TTL interfacing were introduced.
B. Excessive gate delays of more than 100 nano-
seconds (for open drain gates) would have pre-
sented timing difficulties in the design.
C. Incomplete range of functions: A complete range
of MSI functions was not available and certain
key elements (such as 74148 and 74138) which are
used frequently are not available in CMOS.
These functions would then have to be implemented
by SSI chips resulting in a far higher chip count.
6.2 STANDARD TTL
Standard TTL has proven itself many times (e.g. RTP
Interface Systems (ref. 7 )) to have adequate noise
immunity to operate in an industrial environment
provided reasonable precautions are taken. These
include observing fan-out rules, keeping lines as
short as possible, not leaving unused inputs floating,
and providing adequate decoupling. The other well-
known advantages of TTL are low cost, ready availa-
bility and a wide range of functions.
The only reason TTL has not been used throughout is
that for nearly all the same advantages as standard
TTL, Low Power Schottky TTL has an added primary
advantage of having one-fifth the power consumption
as well as many other secondary advantages.
25
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6.3 LOW POWER SCHOTTKY TTL
See Appendix c.
Low Power Schottky TTL (LS TTL) was chosen as the
logic family most suited to implement the industria-
lised microprocessor system. The reasons are as
follows :-
A. LS TTL has many of the advantages of standard
TTL such as ready availability and a wide range
of functions. I ts direct in terchangeabili ty
with TTL means that anything not immediately
available in LS could take a TTL substitute.
B. Lower supply current than TTL allows smaller
cheaper power supplies, reducing system cost,
size and weight.
c. Lower consumption means less heat is generated,
which simplifies thermal design and cooling re-
quirements can be reduced for equal packing
densities.
D. Reliability is enhanced since lower dissipation
causes less chip temperature rise above ambient;
lower junction temperature increases MTBF.
Also lower chip-current densities minimise metal
.related failure mechanisms.
E. Less noise is generated since the improved
transistors and lower operating currents lead
to much smaller current spikes than standard
TTL. In addition load currents are only 25%
of TTL, hence when a logic transition occurs
current changes along signal lines are proportionately
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smaller as are changes in ground current.
F. Can use standard TTL as buffers giving a fan-
out of 50.
The only disadvantage of LS TTL is that it is priced
in the order of nearly double that of standard TTL.
However, this was considered to be a temporary
disadvantage as LS TTL prices will undoubtedly drop
as popularity and demand increase.
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CHAPTER 7.
GETTING STARTED IN MICROPROCESSORS
7.1 THE NEED FOR A DEVELOPMENT SYSTEM
Although at present the microprocessor is becoming
yet another element in the electronics engineer's
toolbag, it is still no ordinary component. It.
is a "programmable component" of considerable com-
plexity especially when considered from the viewpoint
of the engineer about to embark on the design of a
microprocessor system, but having no previous micro-
processor experience. From the hardware point of
view, the microprocessor is too complex to be able
to simply study the specifications and then to embark
immediately on the design of a final product.
From the software point of view, a development system
was warranted so that familiarity could be gained
with the use of the instruction set. From this,
estimates of memory requirements could be made for
the final product. Also software development
could continue while the final system was still being
constructed.
I'
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7.2 APPROACHES TO A DEVELOPMENT SYSTEM
There are two basic alternatives when considering
a microprocessor development system :-
A. Buying a vendor supplied development system;
B. Building one's own development system.
In the case of this project it was decided to build
a development system from scratch. The reasons
were as follows :-
A. At the time of consideration, development systems
had just appeared on the market and prices were
still high;
B. As one of the aims of the project was to increase
knowhow, it was felt that a closer insight into
the microprocessor could be gained by starting
from the chip;
C. The hardware could be designed far closer to the
final product thus considerably decreasing the
final design time;
D. Software development would be largely unaffected
by the choice.
7.3 DESCRIPTION OF THE DEVELOPMENT SYSTEM
The Development system is basically a simple micro-
computer with a fairly comprehensive front panel.
See (fig. 4 ).
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It was constructed as a "computer on a card" and
on one 9" x 7" wirewrap card there is the CPU, IK
x 8 bits RAM memory, a TTY interface, an 8 level
vectored priority interrupt controller and one 8
bit I/O port.
The front panel displays the contents of the Address
bus, data bus and Status and control information.
The processor can be RUN, RESET or STEPPED from the
front panel and there is also a Direct Memory
Access (DMA) channel which allows the memory to be
communicated with directly from the front panel.
The communication peripheral is an ASR 33 teletype
with a 110 baud interface.
The entire system is housed in an open framework
crate which gives easy access to all IC's to simplify
the hardware debugging process.
7.4 BENEFITS OF THE DEVELOPMENT SYSTEM
A considerable amount of hardware and software was
developed on the system much of which was used
unaltered in the final design. The benefits may
be listed as follows :-
A. Hardware
(1) A thorough understanding of the hardware
and timing requirements of the 8080 was
developed;
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(2) Memory and TTY interfaces were developed
which were used virtually unaltered in the
final design;
(3) The vectored interrupt system on the develop-
ment system was built using mainly SSI chips.
However, considerable chip saving was obtained
by the use of MSI encoders in the final
design;
(4) The exact requirements for a front panel
that would be of assistance in both hard-
ware and software development were investi-
gated.
B. Software
(1) A thorough understanding of the 8080 instruc-
tion set was obtained by writing a number
of fairly simple machine code programs;
(2) A resident 8080 AID debugging program was
developed (ref. 8 ). This program
occupies approximately 1 kiloword of memory
and was run on the development system. It
has proved to be an invaluable software aid.
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..
B. Address bus and Data bus & Control signal
buffering;
C. Status latching;
D. 2 phase clock;
E. Address bus decoding;
F. Device decoding.
8.1.1 Intel 8080 CPU,
For the details of the exact function of the various
control lines see Appendix B.
A point of interest here is the READY line. When
this line is active (high) the 8080 will RUN, and
when inactive the CPU is in the STEPPED state. An
important timing consideration not explicitly mentioned
in the manufacturers specifications is the fact that
the READY line must not be allowed to change state
during ¢2, i.e. it must be clocked with ¢l. This
is because the state of the READY line is examined
during ¢2 and must be stationary during this time.
The READY line may be accessed via three possible
lines, RDYl - RDY3. RDYl is used by the front panel
when manually STEPping or RUNning the computer.
RDY2 is used by the memory interface to slow the 8080
down for the slow 1 micro-second Intel 2102 memory
chips. RDY3 is a spare line and would be used by
say DMA channels to stop the 8080 while a memory
block transfer is taking place .
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8.1.2 Buffering:
The address bus is buffered by two 8212 tri-state
buffer chips. These chips only load the address
bus by 0,2SrnA and have an output drive capability
of lSmA/line. AS most of the rest of the system
is made up of low power Schottky (IOL=0, 2SmA) the
fan out is in the order of 60 which is sufficient.
36
buffering, the
The data bus is
the Address bus
also buffered by
and the data bus
82l2's. In both
tri-state ability of the 8212 is required. They
are required to go into tri-state during DMA trans-
fers from either the front panel or a peripheral
when either one of these devices accesses memory.
The data bus is a bi-directional bus and hence two
8212 are used back to back.
8.1.3 Status Latching:
At the beginning of each machine cycle, during
SYNC time the 8080 sends out 8 bits of status infor-
mation on the data bus. As the status is appli-
cable during the whole of the machine cycle, not
just during SYNC, it must be latched when it appears.
This is done by the 8 bit latch as shown. As
these signals are used throughout the system for
control purposes, standard TTL chips are used in
the latch to provide the added drive (fanout of 60
LSTTL) .
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8.1.4 Clock:
The 2 phase clock is a crystal controlled clock
running at 1.7 MHz. It has an adjustible mark
space ratio on each phase, as well as an adjustible
phase relationship. This is necessary in order
for the clock to comply to the 8080 requirement.
six signals are derived from the clock '-
A. MOS level (0-12V) ¢l and ¢2 for driving the
8080 directly;
B. TTL level ¢l and ¢2 as well as ¢l and ¢2 for
timing requirements in the system itself.
8.1.5 Address Bus Decoding:
The 8080 can address 256 I/O devices directly, i.e.
it has an eight bit address word. In order to
derive a unique signal for each device an 8 to 256
line decoder is necessary. This is done as
shown in fig. 6. The first level of decoding
is done on the CPU board, and the second level is
done on the I/O boards themselves, i.e. each I/O
board will have a 4-16 line decoder.
required to address the INTEL
The advantage of having
decoding on the CPU card is that
card requires only one 4-16 line
This decoding is also
5101 memory chips.
the first level of
each I/O or memory
decoder, not two.
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8.1.6 Device Decoding:
Unique "enable" signals for the first 32 devices
have been decoded on the CPU bOard as well. These
are used for internal devices within the micro-
computer itself such as the interrupt mask or tele-
type, etc.
8.2 INTERRUPT CONTROL UNIT AND REAL TIME CLOCK
See fig. 7.
This unit stores accepts and then resets up to 256
vectored priority interrupts.
8.2.1 How the 8080 handles Interrupts:
For a detailed description and timing diagram see
Appendix B.
Interrupt requests are communicated to the 8080 via
a single line, the INT line. If the 8080 is in
a position to accept interrupts and the INT line
goes high, the following occurs :-
A. The current instruction is completed;
B. During the next instruction fetch cycle, the
program counter is not incremented and a 1 byte
instruction is jammed onto the bus;
C. The instruction used is the RESTART (RST)
I
I
--~j
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
•g
~>
RSTO -
RST7
tNTA >----f&l ...
DBIN >----LJ
-tREL1t
-
-
1 -r:- PriorityI------~ ~ Enco-~ 8212
Vl d erA
POWERFAIL!
RESTART
LOGIC
REAL-TIME
CLOCK
(
8/
of
8212
?t 74LS1391
IREL2
?(
6~, I 1._
~
~
DEV 1 ---------,
Inte rrupt nelease
ALARM' INTERRUPTS
ANALOG INPUT-
MODULE INTERRUPTS
1 3
L'}4LS138- IRELO-IREL7
I 'DEV 0
I ,m
MASK
REGISTER
..
I r4LS138
.:r. IREL3 ~ I-
_ 3;/
DEV4---------,
_.... DATA BUS
-;f
8212Interrupten~ode tr1 l ,;:oJ Interrupt Identifi<latin Number
loqic / \l I
tNT.
COMMUNICATIO N PERI - g( ,
PHERAL INTERRUPTS /"
Interrupt release
'ROL5 -':{'[5138b
'< 8,;
Figure 7:
INTERRUPT CONTROL
UNIT
~~
-- - ---
- --- --.--'-._'"'-..,;::- - ---;~,-~..
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
instruction which stores the program counter
on the stack and then traps the 8080 to one
of eight locations as specified in the variable
field of the RST instruction.
8.2.2 Function of the Interrupt Control unit:
The Interrupt Control unit (ICU) is a two level
hierachical interrupt handler that can accept and
format up to 256 interrupts from the process being
controlled. 256 was chosen as the maximum number
as this gives a convenient single byte (8 bits)
address. When an interrupt is received the ICU
generates two addresses. The first is a three
bit word which becomes part of the variable field
of the RST instruction (see 8.2~1 above), causing
the 8080 to branch to a specific location. This
is the first level of the interrupt controller.
Each of the eight levels specified by the RESTART
instruction can now be split up into a further group
of interrupts. Hence, from one of the eight trap
locations (obtained from the RST instruction) the
8080 can input a further 8 bit address to establish
the exact identity of the interrupt. Obviously
if only one interrupt is connected to one of the
eight levels then further splitting of this level
is unnecessary.
If two interrupts occur simultaneously, the one
with the highest priority is serviced first. All
others are stored and serviced at the next available
opportunity. Interrupts are reset as soon as
they have been accepted. (For the organisation
of priorities see 8.2.5 below).
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The first level of the interrupt structure may be
masked out by outputting the desired mask to a
mask register. If any of the eight basic levels
have been masked out, interrupts received on these
levels are stored until the mask is removed. They
are then serviced according to priority. This is
useful for the times when the 8080 enters a non-
interruptable state, but interrupt requests occurring
during this time must be serviced as soon as this
state has been left.
8.2.3 Implementation of the leu:
Incoming interrupts on each of the eight levels
are encoded by means of 8-3 line encoders (74148)
which establish the unique address of that interrupt.
This address is then latched by means of a tri-state
8 bit latch (8212) feeding onto the data bus. Each
of these latches associated with the eight levels
and containing the address of the interrupt on that
level has a unique device address, so that the
interrupt address may be inputted from it when
required. Each latch is treated as a separate de-
vice, its own address being associated with the level
of interrupt it is servicing.
The -eight interrupt request signals are now fed to
the next level in the leu where they are again
encoded into a 3 bit word by a 8-to-3 line encoder.
The output of this last encoder forms the variable
field of the RESTART instruction which has been
hard-wired onto a tri-state latch feeding onto the
data bus. When an interrupt occurs the RESTART
instruction is jammed onto the bus at the appropriate
time (when INTE:INTA:DBIN is true).
4l
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The output of this last encoder is also fed to
a 3-to-8 line decoder which generates the "Inter-
rupt release" signals IRELO to IREL7 which are
used to reset the interrupt which has just been
accepted.
In other words, anyone of 256 interrupts is encoded
into a three bit address and an eight bit address
and then re-decoded, after it has been accepted, to
give a unique line that will reset that particular
interrupt.
8.2.4 Justification for the Method of Implementation:
Two alternatives to this method of implementation
were considered :-
A. The first is a software implementation of the
priority encoding. In this method when an
interrupt on one of the eight possible levels
occurs, all the interrupt lines to that level
must be scanned and the priority of the inter-
rupt ascertained by software means.
This method was not used because it increased
the interrupt response time without a compensa-
.tory decrease in chip count. Although more
of the interrupt handling would have been under
software control, the hardware required to im-
plement this would have been more complex as
the 8080 is not suited to this form of interrupt
handling;
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B. The second alternative would have been to use
the Intel interrupt handling chip, the INTEL
8214. Although this chip is suited to use
with the 8080, and using it would have resulted
in a decrease in chip count, it has one serious
drawback. It requires interrupting signals
that are a change of level, not a pulse or edge
triggered. An interrupting signal must go
low and stay low until it has been serviced.
If the interrupting signal is a pulse it may be
missed and not serviced. Adding logic to
allow it to accept pulse interrupts would remove
the advantage of reduced chip count over the
currently used system.
Edge or pulse triggered interrupts are essential
when dealing with relatively slow interrupt
sources such as relays. Otherwise the 8080
could receive and service an interrupt, and out-
put a resetting signal to the interrupting device
only to be interrupted by the same device before
it has had a chance to reset itself.
8.2.5 Specification of the ICU:
The priority structure of the ICU is given in fig. 8.
An interrupt handling flow chart is given in fig. 9.
8.2.6 Real Time Clock:
The real time clock is a simple RC oscillator that
interrupts the processor every 10 milli-seconds.
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BRANCH ON
INT. ADDRESS
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030
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070
Note: Priority 0 - highest priority
Fig. 8 INTERRUPT PRIORITY STRUCTURE
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It is situated on the same card as the Interrupt
Control Unit. It interrupts on levelland is
hence the second highest priority interrupt
(second only to power fail/restart on level 0).
The reason for giving the Real Time Clock such a
high priority is so that the processor will not
lose time if there is a large amount of interrupt
activity occurring. An interrupt from the Real
Time Clock causes a branch to location 10 in memory,
where the Real Time Clock driver may be found (See
Chapter 13.3.6).
For an industrial process a time resolution of 10
milli-seconds was considered sufficient. Also
the faster the clock, the greater the percentage
of CPU time spent in handling it.
8.3 RAM MEMORY MODULE
8.3.1 Introduction:
The unpredictability of power failure in a volatile
memory based system can result in a loss of irre-
placeable information. All semiconductor read/
write memories are volatile, i.e. information is
lost when power is removed. In an industrial
environment the occurrence of a "powerfail", even
if it be of the nature of a short spike, is highly
probable and will result in the loss of semi-conductor
memory contents. In the industrialized micro-
computer system most of the control program can be
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stored in Read only Memory (ROM) but there are many
process variables and data that must be stored in
RAM. Loss of these variables would disrupt the
entire control program. Intel's 5101 CMOS static
RAM with its extremely low standby power dissipation,
typically 25pW, makes it feasible to retain informa-
tion for weeks, using ordinary pen-light batteries,
in a "battery standby" mode. The use of a simple
battery subsystem to maintain information greatly
increases the viability of semiconductor read/write
memory in a process control system.
8.3.2 Organization:
The main elements of the memory module as shown in
48
fig. 10 are :-
A. 4 kiloword x 8 bit memory block;
B. Memory interface hardware;
C. Battery backup subsystem.
4 Kiloword Memory Block:
Each memory module contains 4 kilowords x 8 bits of
memory, organized in a block of 32 chips as shown
in fig. 11. The chip used is the INTEL 5101-8
CMOS RAM as this was the only CMOS memory chip locally
available at the time. The -8 version gives the
best price/performance trade-off. They are
1000 bits/chip organized as 256 x 4 bits, hence 32
chips are required to give a 4 kiloword x 8 bit
block.
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8.3.3 Memory Interface Hardware:
Interface hardware contains data bus buffering,
Read/Write control logic. address decoding and
synchronization logic. The synchronization logic
is required to slow the 8080 down for the memory
which has read and write cycle times of 800 nSecs.
8.3.4 Battery Backup:
The battery backup system is shown in fig. 10.
The batteries used are pen light NiCads which are
under continuous trickle charge. When the memory
is in the" low power standby mode" these batteries
can supply the memory block for a period of at least
four weeks.
The 5101 has two chip enable lines. One of them,
CE2 may be used to place the memory In the ultra
low power standby mode completely independent of
the state of all other inputs. When this line
(CE2) is pulled LaWall internal decoders as well
as input and output buffers are disabled. CE2
is maintained in the HIGH state during normal opera-
tion by tying it to the output of an inverter that
is forced HIGH. When the 5 volt supply is
removed the line is pulled LOW by a pull down resistor
to ground.
Other precautions taken to ensure integrity of
memory contents after a power failure are as
follows :-
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It is a parallel to serial interface utilizing the
Texas 6011 USART. The link to the TTY is via
a 20mA current loop. The battery to provide the
current is situated in the TTY. For sending and
receiving information from the TTY the current
loop is broken by two relays. One for sending
information, one for receiving information.
When transmitting to the TTY the 6011 USART converts
the parallel data from the processor into a serial
format. When receiving information from the
TTY the 6011 converts the serial data into parallel
data and stores it in a buffer register.
An interrupt is used to inform the processor when
a word has been received from the TTY and is ready
in the input buffer. Another interrupt is used
to inform the processor that transmission to the
TTY is complete and it is ready to accept another
word. The teletype driver program (Chapter 13.3.5)
handles these signals.
The TTY has been decoded as device Number 5.
54
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CHAPTER 9.
FRONT PANEL UNIT HARDWARE
DESCRIPTION
The front panel is a plug on unit intended to be
used as a hardware and software debugging aid.
Once the hardware and software have been debugged.
the front panel unit may be unplugged from the rest
of the system and the Industrial Process controller
can then run entirely on its own. Reasons for
adopting this technique are discussed in Chapter 3
on the Design Philosophy. Fig. 13 shows a
block diagram of the unit.
The front panel unit performs three basic functions
listed below. For a detailed description on the
operation and use of the front panel see Appendix D.
A. Display of Address Bus, Data bus and Control
signal status:
All the above signal lines are brought out
directly to the front panel unit where they
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are b~ffered to drive light emitting diods
(l.e.d's) to indicate their stat~s. The
link to front panel ~nit is a short one (less
than ~ metre) and hence no special buffering is
done on the processor side.
B. Manual Control of Processor:
The processor may be RESET, STEPPED or RUN from
the front panel. The reset switch basically
resets the program co~nter to location 00 and
provides the simplest means of starting the
processor.
57
The STEP switch allows the processor to
STEPPED one instr~ction byte at a time.
RUN switch allows the processor to RUN.
C. Direct Memory Access Channel:
be
The
This provides a means of direct communication
with the memory from the front panel ~nit.
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The industrial interface is distributed over six
cards in the mainframe. The interface modules
that have to be constructed are as follows :-
A. 16 Channel Alarm Interrupt Module;
B. 32 Channel Digital Input Module;
C. 32 Channel Digital Output Module;
D. 4 Channel Analog Output Module;
E. 16 Channel Analog Input Module (2 cards).
Detailed descriptions of each of these modules are
given below.
10.1 ASYNCHRONOUS ALARM INTERRUPT MODULE
10.1.1 General:
Asynchronous interrupts are essential in the
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3monitoring or control of a real time process.
They provide the quickest response to contingent
events which may occur at an unpredictable time.
The Asynchronous Alarm Interrupt Module shown in
fig. 14 provides 16 individual isolated interrupt
inputs with hardware priority. The system
can support a maximum of four of these cards.
totalling 64 individual interrupt lines. Each
line is optically isolated from the process and
can withstand a common mode voltage of 1.5 KV.
The input signals can range between 4 and 40 volts
allowing them to be driven from TTL or relays.
An interrupt is generated by a positive going edge.
say from 0 to 24 v. Signals originating from
relays or other forms of closing contacts are de-
bounced by means of filters. These filters have
a time constant of 10 milli-seconds.
All interrupt lines have different priorities and
this unit forms part of the second level of the
hierarchical interrupt structure discussed under
the Interrupt Control unit.
If masking occurs. all interrupts are masked out
and any incoming interrupt will be stored and ser-
viced as soon as the mask is removed.
All lnterrupts may be manually reset from the front
panel when the RESET switch is activated. This
is necessary to remove any interrupts that may occur
as a result of switching the system on.
S9
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210.1.2 Circuitry:
The circuitry of the Asynchronous Alarm Interrupt
unit consists basically of input conditioning
circuitry, interrupt storage register, priority
and address encoding logic, and interrupt release
logic and interrupt reset logic.
A. INPUT CONDITIONING LOGIC
The input conditioning logic is shown in
fig. 14 and consists of an optical isolator
giving 1.5 kV common mode voltage isolation
and allowing input signals between 4 and 40
volts. There is also a bounce filter and
a Schmitt trigger to make the resulting signal
TTL compatible.
B. STORAGE REGISTER
The interrupt storage register consists of 16
flip-flops that are used to store the incoming
interrupts.
C. PRIORITY AND ADDRESS ENCODING LOGIC
This consists essentially of two chips the
SN74148, 8-to-3 line priority encoders. Two
of them are coupled together by means of three
NAND gates to give a four bit address and an
interrupt request signal. If two interrupts
arrive simultaneously, the address of the higher
priority one is generated and remains until this
61
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pinterrupt is reset.
address is generated.
Then the lower priority
62
D. INTERRUPT RELEASE AND RESET LOGIC
The distinction between the release and reset
is as follows :-
After an interrupt has been accepted by the
CPU an "interrupt release" signal IREL is
generated which resets the appropriate
interrupt. The reset is part of the
manual System Reset and can be used after
initial powering up.
10.2 ANALOG INPUT MODULE (Figure 15)
The industrialized microcomputer system is capable
of handling eight separate Analog-to-Digital con-
verter (ADC) units. Each unit is treated as an
internal device. This means that there is
decoding sufficient for 256 channels per ADC unit.
_ far in excess of what would be required in practice.
The ADC units are interrupt based· asynchronous devices.
That is to say. the processor will select a particular
channel and initialize the converter. The CPU is
then free to continue with any other task. and when
the .input signal has been digitized and is ready to
be inputted. the converter will interrupt the pro-
cessor which can then respond when it is ready.
This method of treating the ADC asynchronously via
interrupts was chosen as ADC's have widely different
conversion times and waiting for the ADC to complete
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$conversion can result in large amounts of wasted
CPU time.
In order to best cope with the problem of large
common mode signals likely to be encountered in a
noisy industrial environment the entire analog in-
put front end is floated and takes its reference
from the process to which it is connected. In this
way common mode voltages of over 250 volts RMS can
be tolerated.
For each ADC unit the organization is as follows:
There is one common equipment module which contains
all the necessary hardware, except for the multiplexers
and input signal conditioning. The multiplexer
and input signal conditioning is then split up over
a number of separate sixteen channel multiplexer
cards feeding onto a common analog bus. The
maximum extent of each multiplexer is 256 channels,
i.e. 16 cardsor modules each of 16 channels.
The minimal system is then a 16 channel analog input
system which is contained on two cards, the common
equipment module, and a 16 channel multiplexer.
The system can be extended in steps of 16 channels.
The major elements of the Analog Input Module are
as follows :
A. Signal conditioning circuitry;
B. A random access relay multiplexer;
C. A programmable gain amplifier (PGA);
6'
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D. A dual slope integrating analog to digital
converter (ADC);
E. Isolating and latching circuitry;
F. Control logic.
10.2.1 Signal Conditioning Circuitry:
A single or double section RC filter can be used
with a breakpoint at 10Hz. As most process variables
have time constants far in excess of this, these
filters can be used to eliminate spikes or mains
frequency hum pickup on the signal lines.
65
10.2.2 Random Access Relay Multiplexer: (Figure 16)
Dry reed relays are used to gate the analog input
signals to the programmable gain amplifier. There
are three relay poles per channel. A single
double pole relay gates the differential input
signal and a further single pole relay is used to
gate the GUARD signal. The guard signal refer-
ences the floating analog input to the process.
This effectively removes the common mode signal
from the amplifier. The guard must be referenced
to either the signal HIGH or the signal LOW at the
source but must never be left unterminated.
A relay multiplexer was chosen in preference to a
solid state multiplexer for the following reasons :-
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A. Very high isolation between channels eliminates
channel-to-channel crosstalk.
B. The ability to obtain very high common mode
rejection by floating the entire multiplexer
as it does not need a source of power as a
solid state multiplexer would.
C. A very low "on" resistance and very high "off"
res is tance.
D. In an industrial application the limitation in
switching speed in relays is not a problem.
E. A MTBF of 100 million operations gives a more
than adequate lifetime for typical sampling rates
in process control (usually. less than 1Hz) •
In an attempt to minimize hardware and obtain the
best hardware/software trade-offs/settling time delays
for the relay multiplexer must be implemented on a
software basis. A settling time of approximately
ImS is required.
One of the most important considerations in ensuring
long life in dry reed relays is proper loading. In
a dry circuit (negligible current) the life of the
relay will be several billion operations. However,
with a differential multiplexer with high common
mode voltage a problem occurs. The amplifier
input has a shunt capacitance to ground due to its
construction. The capacitance is charged by the
common mode source through the multiplexer relay.
Experience has shown (ref. 11) that this capacitive
67
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,charging current can reduce reed relay life dras-
tically. Hence, the small resistor that has
been placed in series with the contacts limits this
current and may extend the life of the relay.
Another type of multiplexer configuration considered
was the flying capadtor multiplexer (See Ref. 12).
This method was rejected as it is a form of sample-
and-hold and the value obtained at the time of
channel selection is an instantaneous one and hence
the advantage of using a dual slope integrating
ADC (see Chapter 10.2.4) are lost.
10.2.3 programmable Gain Amplifier:
Fig. 17 shows a simplified block diagram of the
PGA. The amplifier is a differential input direct
DC coupled amplifier that is isolated from system
ground and can be referenced to the source by a
floating guard shield. Input and output control
signals are coupled to and from the amplifier by
optical isolators. The continuity of the guard
shield is maintained through the amplifier to its
output where it is connected to the input of the
ADC.
The amplifier is a two stage amplifier. The first
stage is a differential input to single ended output
buffer amplifier having unity gain, and capable of
operating with 100 volt common mode signals. The
second stage controls the gain.
Input overvoltage protection is provided to prevent
overloading the input to the amplifier.
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There are four possible gain ranges which may be
randomly selected. These are gains of 1, 16, 64,
128. The full scale output voltage is + 1 volt.
-
This is a limitation imposed by the ADC. Hence
maximum input voltage is + 1 volt. The minimum
-
voltage difference which the ADC can detect is 7.8 mV.
Thus with a gain of 128 the maximum sensitivity of
the system is 7.8/128 = 61 micro V. The gain
ranges that are used were chosen to simplify scaling
of the signals within the processor. Division or
multiplication by these values amounts to simply
shifting left or right a number of bits. (They can
be expressed as integer powers of 2).
Gain ranging is done under software control in the
following manner:
When a channel is selected, the highest gain (128)
for the amplifier is also selected. If the output
signal is greater than + 1 volt the IN RANGE/OUT RANGE
comparitor will set a hardware flag which is examined
by the processor. The next lowest range is then
selected and the same procedure repeated. This is
repeated until the highest gain is found for which
the signal is within range. The ADC may then be
initiated and conversion begins. This method of
gain ranging was chosen in preference to a fully
hardware orientated gainranging system in which the
ranging is done automatically by the hardware as soon
as the channel has been selected. This again re-
presents an effort to obtain an optimised hardware/
software trade-off in which CPU time is better utilized
with a saving in hardware. This is in fact the
basic principle of micro-processors in which hardware
logic .can be replaced by software logic. The extra
70
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ptime required to do the gain ranging by software
(approx. lOOpS) is insignificant compared to the
total time required for conversion (approx.
100mSecs).
As low cost OP-AMP's have been used in the construc-
tion of the PGA, offsets do exist. These can be
trimmed to zero for anyone particular gain range,
but not for all. However, when used with a micro-
computer this effect is not a problem. The off-
sets at any given time can be read by the computer
by USing one channel as a calibration channel.
The offsets that exist can be noted and subtracted
from the values read for each particular gain. This
allows a low cost amplifier to be used without any
real sacrifice in accuracy.
10.2.4 Dual Slope Integrating Analog-to-Digital Converter:
The ADC used is a Datel ERBB eight bit dual slope
integrating ADC. The ADC is powered from a
floating supply that is referenced to the floating
guard line which is extended through from the
programmable gain amplifier. Control signals
to and from the ADC are isolated from the system
ground by means of optical isolators.
The purpose of the ADC is to convert analog signals
within the range ~ 1 volt to an eight bit digital
word which may then be inputted to the microcomputer.
The operation of a dual slope integrating ADC is
described in Appendix E.-
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Reasons for using a dual slope integrating ADC are as
follows "-
72
A. The integration period
to one 50Hz cycle.
rejection of 50Hz hum
can be set to correspond
This results in a high
or any components of 50Hz.
B. As the signal that is digitized is the average
value of the input voltage over the integration
period the effects of any high frequency noise
is greatly reduced.
C. A sample-and-hold amplifier is not required to
"latch" the analog input at the time of conver-
sion. High quality sample-and-hold amplifiers
are expensive items.
10.2.5 Isolating and Latching Circuitry:
The digitized analog input is isolated by means of
optical isolators from the system ground. The
eight bit digital word is latched into a tri-state
latch feeding onto the data bus.
10.2.6 Control Logic:
Control signalS to and from the floating analog input
module are iSOlated by means of optical isolators.
There are three important control signals.
A. IN RANGE/OUT RANGE FLAG
This is a hardware flag used to indicate whether
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the output voltage from the PGA is in the range
+ 1 volt. A dual comparitor is used as shown in
Appendix F. The status of the flag is
latched and can be read by inputting from device
10. If the output is out of range the flag
status is o. In range the flag status is 1.
B. START SIGNAL
The START signal is used to initiate conversion
on the analog-to-digital convertor. As the
START signal, which is a positive going pulse
must be coupled through an optical isolator, it
must have a duration of at least 50 micro S
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oWing to the
isolator.
achieved by
limited bandwidth of the optical
A 130 micro S pulse is used and
means of a monostable.
is
10.3
C. END OF CONVERSION SIGNAL
The END OF CONVERSIONS (EOC) signal occurs when
the analog signal has been converted and the
digital data is ready in the output buffer.
The EOC signal is used to generate an interrupt
to the processor. It is also optically
isolated from the rest of the system logic.
ANALOG OUTPUT MODULE
The analog output system shown in fig. 18 offers
a method of satisfying a large number of process con-
trol requirements. Applications such as :-
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
,,
NALOG OUTPUT
Hl!
[CH t.]
CH2]
tH 31
BUFFER
AMPLIFIER
8212-
DATA BUS 8, 8 BIT DAC
/ fllMDIlc100
CHANNEL
- !SELECT
ILOGIC
f--.>
.~ 1
•
[
1--'
L-.:.
WR
D~t
ABUS.O-3
Figure 18:
ANALOG OUTPUT
MODULE
...,
.,.
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
A. Digital-Analog interface for systems that
perform hybrid computations;
B. Direct digital control of analog processes;
C. Digital controlled test functions that require
analog voltage inputs;
D. Drives for display, meters, plotters and oscil-
loscopes.
The analog output module is based on an eight-bit
digital-to-analog converter. There are four
analog channels per module and the system is capable
of addressing a total of 224 channels.
There are two possible output configurations.
A. VOLTAGE OUTPUT:
A full scale range of + 4 volts is provided.
This range was chosen so as to give a convenient
scaling factor (1/4) for signals that have been
received via the analog input system which has a
full scale range of + 1 volt. Multiplying or
dividing by four is easily achieved digitally by
shifting two bits left and right respectively.
The voltage outputs are short circuit protected.
B. CURRENT OUTPUT:
An industrial standard 4-20 milliamp current
output can also be used, utilizing the National
LH0045 two wire transmitter (Ref. 19).
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The circuitry of the analog output module consists
basically of :-
A. An eight-bit latch;
B. a ten-bit digital to analog converter (DAC) of
which only eight bits are used;
C. Either a buffer amplifier giving a full scale
voltage of ! 4 volts or a voltage to current
converter giving 4-20 milli-amp output;
D. Channel selection logic.
10.3.1 Architectural Considerations:
76
There are basically two possible ways
a multichannel analog output system.
A. UNIQUE DAC PER CHANNEL
of achieving
See fig. 19.
In this configuration there is a unique DAC per
analog output channel. Data is stored in
the digital mode in a latch. The latches are all
fed in a multiplexed fashion off the data bus.
This method is most suitable when there are long
delays between updating of the analog output,as
there is no loss or leakage of the signal as it
is stored digitally. The practical feasibility
of this method relies on the availability of
low cost DAC's as a DAC is required for each
channel.
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B. UNIQUE ANALOG SAMPLE AND HOLD PER CHANNEL
In this configuration there is one DAC feeding
directly off the data bus to all channels.
The analog output of this DAC is then multiplexed
via a number of Sample-and-Hold elements. The
multiplexing and storage of analog data between
updates is done on the analog level in this case.
This method is most suitable where the analog
output data is updated relatively frequently and
hence any droop in the Sample-and-Hold element
is trivial. This method of multiplexing is
most useful where an ultra high accuracy and
hence expensive DAC is required as only one DAC
is required.
In the present system the unique DAC per channel method
was used for the following reasons :-
A. Low cost DAC's were readily available;
B. Ultra high accuracy DAC's were not necessary for
the required applications;
C. The relatively high cost of Sample-and-Hold
elements.
10.3.2 Isolation Consideration
The analog output module is the only part of the
Industrial interface that is not fully isolated from
the rest of the system. The reason for this is
that there is no really elegant method of isolating
18
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10.4
an analog output and still maintaining good accuracy
and linearity. Optical isolators are far too non-
linear, and although linearization techniques do
exist, the linearizing circuitry itself needs to be
powered from a stable source which is isolated from
the sys tem.
Ideally what is required is a separate transformer
decoupled regulated ~ 12 volt supply per channel with
the supply referenced to the point in the process to
which that analog output is connected. This means
a separate transformer and supply per channel and
with four channels per card, this is impractical.
A partial solution would be to have a separate supply
per card, i.e. per four channels. This imposes
the restriction that all analog outputs must run
the same route to approximately the same point in
the process so that any noise pick-up will be the
same on all lines.
AS neither of these solutions is particularly satis-
factory neither was adopted. Instead the outputs
are protected from spikes by "transtectors" (very
fast switching zener diodes) which can absorb large
current spikes for a short duration, as well as a
fuse for any longer term overloads.
DIGITAL INPUT MODULE
The digital input module shown in fig. 20 provides
8 bit word based digital input capability. Each
module contains four eight bit channels, i.e. 32 bits
per card. The system is capable of addressing up
79
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to 224 eight-bit digital input channels, i.e. 1792
bits on 56 cards. Each bit is optically isolated
and capable of withstanding 1.5kV of common mode
voltage. Digital input signals can range from
4 to 40 volts hence allowing for TTL (equivalent
to 10 TTL loads) or relay sources.
The digital input channels are not asynchronous but
are scanned under program control at desired intervals.
When any channel is scanned, the current status on the
input lines is latched and inputted to the computer
for oomparison with desired values.
As the digital input channels are scanned at times
determined by the software and not by the actual
opening or closing of a relay contact as in the case
with the Alarm Interrupts, no switch debouncing
filters have been included as they are now unnecessary.
The lines are protected against high frequency spikes,
such as from TTL switching, by the natural frequency
limitation (20kH~ of the optical isolators.
The circuitry of the digital input module consists
of the following elements :-
A. Input conditioning:
Optical isolators give 1.5kV common mode isolation.
B. Data Latches:
Four 8 bit tri-state latches latch the data for
the various channels and feed it to the data bus
when a particular channel has been addressed.
C. Channel Selection Logic:
This provides an on card decoding of a part of
81
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10.5
the address bus to give one of four "enable"
signals to one of the four digital channels being
addressed.
DIGITAL OUTPUT MODULE
Refer to fig. 20.
The digital output modules provide 8 bit word based
digital output capability. Each module contains
four eight bit channels, i.e. 32 bits per card.
The system is capable of addressing 224 eight-bit
digital output channels, i.e. 1792 bits on 56 cards.
Each bit is optically isolated and capable of with-
standing 1.5kV of common mode voltage. There are
two output configurations.
A. RELAY DRIVER:
The output configuration is shown in Appendix F.
The external supply to activate the relay coil
is supplied by the user. The output transistor
then switches this supply in or out to control
the relay. The output can handle up to 50 volts
and up to 500 rnA and hence is compatible with
most industrial relays.
B. TTL COMPATIBLE OUTPUT
This configuration is obtained by internally
strapping the transistor to the 5V rail of the
micro-processor, thus providing TTL level outputs
to a system that has a common ground to the
8:
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processor. This is useful for controlling
external logic where an external 5V source to
power the output is not available. The maximum
clocking frequency for the digital output channel
in this configuration is limited by the switching
speed of the optical isolator to 20 kHz.
The circuitry of the digital output module consists
of four eight-bit data latches, address decoding
and various forms of output drive as mentioned above.
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CHAPTER 11.
84
POWER SUPPLIES
For a process controller operating in an industrial
environment the power supply is the most critical
subsection of the system and its immunity to power-
line transients and power dips (brownouts) is the
single most important factor affecting the overall
integrity. The power supplies can also represent
the greatest single cost in the system. Bearing
these two factors in mind considerable care must be
taken in organizing power supplies so as to obtain
an optimum price/performance ratio.
If cost were of no relevance a dedicated motor-generator
set per industrialized microcomputer system would be
the ideal solution. However, the excessive costs
involved render this solution unrealistic.
A number of alternative supply configurations that
have been considered are discussed below.
11.1 COMPLETE BATTERY SUPPLY (Figure 21 A)
In this case the complete processor is powered by a
battery and is never directly connected to the mains
supply. Two batteries and a switch-over network
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POWER SUPPLY OPTIONS
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would be required, one to supply the
while the other is being charged.
would be as follows :
processor
Operation
86
Battery A is connected to processor, B is charged.
When A has discharged by a specified amount, B is
first disconnected from the charger and connected
to the processor. A is then disconnected from
the processor and connected to the charger.
In this way there is never a direct link from pro-
cessor to mains supply.
Advantages:
A. Complete mains isolation;
B. Processor can operate even after a power failure.
This could be useful for taking emergency measures
during such an event.
Disadvantages:
A. Large amount of maintenance is required in
battery upkeep, as well as replacing batteries
after a finite number of cycles;
B. Fairly large batteries would be required so that
the battery being charged would be fully charged
before the battery being used has discharged.
This system was rejected on the basis of the above
disadvantages as well as the fact that it is most
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11.2
often unnecessary to maintain power to the processor
after the process has shut down due to a power
failure.
STANDBY BATTERY SUPPLY (Figure 21 B)
In this configuration a battery is charged continuously
from the AC mains. The battery is connected to
the processor and switches in if the power fails. A
variation of this configuration would be to have an
inverter between the battery and the system. The
inverter would then generate 220 volts A.C. which
could be fed to the processor power supplies.
Advantages:
A. Good isolation from mains dips (brownouts);
B. The processor can operate for some time after a
power failure. Power failures of a short
duration would go unnoticed and the powerfail/
restart routine would be greatly simplified.
Disadvantages:
87.
A. It has the same disadvantage as in the
case of careful battery maintenance.
makes operation in inaccessible places
periods difficult.
previous
This
for extended
11.3 REGULATED AND FILTERED AC MAINS SUPPLY (Figure 21 C)
This is the system that has been used in the
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industrialized microprocessor system. The
supply is derived directly from AC mains. Protec-
tion against the vagaries of supply line noise are
as follows :-
A. Constant Voltage Transformer: (See Appendix H)
(1) This gives good regulation against AC dips
and when used in conjunction with a regulated
power supply, DC supply can be maintained
for AC drops as low as 100 volts;
(2) As the transformer is saturated at 220 volts,
transient spikes in the supply will not pass
easily through to the secondary;
(3) The only disadvantage of the CVT is that it
is frequency sensitive. Any large devia-
tions from 50Hz can cause the secondary
voltage to drop.
B. Line Filters:
(1) A single pole filter with a breakpoint at
15 kHz is used to filter any high frequency
noise from the supply line;
(2) After the rectifiers in the regulated power
supplies, high frequency capacitors were
added to the existing large electrolytic
capacitors.
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C. Regulated Power Supplies:
These were used to obtain + 5 volts and + 12
volt supplies. A further separate ~ 12 volt
supply is used for the floating analog input
system. Large electrolytic capacitors just
before the regulators are used to maintain power,
after a power failure, long enough for a power-
fail/restart routine to be executed.
D. Powerfail/Restart:
A powerfail/restart routine is the only safeguard
against complete power failures. After a
"power fail" has been detected the routine can
be entered and the processor is shut down in an
orderly fashion with all required variables stored
in RAM memory with battery backup. Once the
power has been resumed the "restart" part of the
routine reloads the variables and begins operation
again.
89
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CHAPTER 12.
90
12.1
ENVIRONMENTAL
GENERAL
ISOLATION
12.2
A typical control computer uses ambient air as the
primary coolant for internal circuit components
and electromechanical devices. Air from the
ambient environment is introduced into the unit
enclosure, routed to the internal component to be
cooled by natural or forced convection, and is then
exhausted to the room or computer area. Both the
ambient air and airborne contaminants are thus brought
into intimate contact with the internal functioning
components of the computer system. In most com-
puter systems, control of the basic air properties
is therefore essential if satisfactory system perform-
ance and life are to be attained. This control
is achieved by means of air-conditioning which is
the control of specific air quality including its
temperature, water content, contaminant level.
EFFECTS OF AIR PROPERTIES
Each of the basic properties of the air found in the
industrial environment can cause temporary or perma-
nent damage to electromechanical or electronic
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components and subassemblies. The effects of
temperature, humidity and contaminant level are
discussed below.
12.2.1 Temperature Effects:
Both electrical circuit parameters and dimensional
stability of mechanical components are affected by
changes in ambient temperature. These effects
are often reversible when specified limits are not
exceeded. The most prevalent effect of thermal
stress on electronic components is a change in circuit
impedance which can drastically affect the system
accuracy especially in the analog subsystem.
However, the most significant effect of thermal
stress is the inverse relationship between component
life and temperature. This is especially signifi-
cant in a low maintenance system.
12.2.2 Relative Humidity Effects:
The effects of relative humidity of the ambient air
are usually subjunctive, that is, the cause and effect
relationship is usually indirect. Actual changes
in relative humidity cause very small changes in
circuit parameters. More important are sustained
humidity levels in the range 0-20% and/or 60% and
higher.
In the 0-20% range static electrical charges can
easily be built up when contact is broken or friction
exists between two surfaces. System malfunction
91
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
can then be caused by the coupling of spark energy
into electronic circuits.
In the 60-95% range the effects on airborne contami-
nants that are soluble in water or desiccant materials
(absorb moisture) become pronounced and can cause
severe corrosion of metal contacts. Another result
of excessive humidity is degradation of common mode
rejection performance as a result of reduced leakage
impedances in the analog input subsystem.
12.2.3 Airborne Contaminants:
There are two categories of airborne contaminants,
particulates and corrosive gases. The latter are
extremely common in industrial processes and the
former, when combined with a high humidity can also
form corrosive solutions. The result of both
of these is extreme corrosion of metal contacts such
as edge connectors, and the degradation of insulating
materials.
92
12.3 THE SOLUTION ADOPTED
The Industrialized Microprocessor System is designed
to operate as close to the process as possible and
hence will not have the protection of an air-condi-
tioned computer room to protect it from the environ-
ment. An alternative solution, that has been
adopted to protect the system has been to house it
in a completely sealed crate. This solves the
last two problems mentioned above, i.e. relative
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humidity and airborne contaminants. but aggravates
the problem of cooling.
An attempt has been made to keep the general cooling
requirements to a minimum by the use of Low power
Schottky logic wherever possible.
In order to maintain the system as close to ambient
temperature as possible and to prevent hot spots
from occurring anywhere within the crate. a number
of precautions have been taken. There are two
fans inside the sealed crate. They are used to
circulate the air for two reasons. Firstly. so
that no hot spots occur in the crate. and secondly.
so that the moving air continually comes in contact
with the walls and especially the roof of the crate.
It is through the walls and roof of the crate that
the main dissipation of heat occurs. The roof of
the crate is made up of finned heat-sink to aid heat
dissipation. The heat is transferred to the roof
and walls by conduction and then radiated to the
atmosphere. In order to facilitate the radiation
the crate can be spray painted mat black. Naturally
this only works in the situation where the ambient
temperature is lower than that within the crate.
If the system is operating in a very high ambient
temperature a shiny reflective surface would be most
suitable. In these conditions some sort of
refrigeration would be necessary such as the use of
thermoelectric heat pumps. Heat pumping at more
than 200 BTU/hr is possible with a single thermo-
electric element (ref. 9 ).
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SECTION III.
SYSTEM SOFTWARE
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CHAPTER 13. 94
13.1
SYSTEM
SOFTWARE OBJECTIVES
SOFTWARE
The industrialized microprocessor system is intended
to be a generalized industrial instrument capable
of operating in any industrial process. As a
result the writing of specific application software
is not a part of this project. The software
written must be purely to demonstrate that the system
is capable of supporting such specific application
programs and that the hardware is capable of executing
them.
Details of the software system used for the develop-
ment of the routines described below can be found in
reference 10.
Source programs were prepared using the MOS EDIT
routines on the Varian 620i mini computer and assembled
using a Fortran based cross assembler to produce an
object tape of 8080 machine code. These object
tapes were then loaded into the microprocessor system
via a teletype reader.
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13.2
In order to demonstrate the viability of the system
two types of software routines have been written.
They are :-
A. General utility Routines;
B. Hardware Driver and Exerciser Routines.
The utility programs are situated at the top of
memory. The first 100 (octal) locations are
devoted to interrupt handling. The space between
these is used for the general programs. A memory
map is shown in fig. 22.
A general description of the routines is given
below.
GENERAL UTILITY ROUTINES
These are programs which facilitate the handling
of software in the processor. They are not
actually part of its function as an industrial con-
troller/data logger, but are essential in making the
pure hardware a viable intelligent system. These
utility routines allow programs to be loaded into
the processor and debugged and run from the teletype.
The routines developed are as follows :-
A. Bootstrap Loader:
This loads the Binary Loader into the micropro-
cessor from the teletype.
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Contents:
BOOTSTRAP
BINARY LOADER
8080 AID ROUTINE:
FAID
TTY DRIVER
GENERAL PROGRAM
SPACE
INTERRUPT HANDLING
Location:
3715
3500
1550
1500
0100
000
:1U
Fig. 22 MEMORY MAP.
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B. Binary Loader:
This routine loads any program into the processor.
c. 8080 AID System:
This is an AID type debugging program giving
complete access and control of any program in
memory from the teletype.
General descriptions of these programs are given
below.
13.2.1 Bootstrap Loader:
The main bulk of this program is located in the top
40 locations in memory and is loaded via the front
panel DNA channel. There is also a teletype
handling routine in locations 50 to 57 and program
initialisation in locations 0 to 10.
The object of the Bootstrap is to have a short pro-
gram that can be easily loaded manually into the
processor. This program will then read in the
unformatted Binary Loader program. In order to
keep the Bootstrap as short as possible no error
checking is done and the Binary Loader tape is in
an extremely simple format. Once the Binary
Loader has been loaded into memory it can be used
to load larger programs which have the normal Assembler
output format and with error checking.
13.2.2 Binary Loader:
This program is loaded by the Bootstrap from the
97
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teletype into memory and occupies the 204 (Octal)
locations below the Bootstrap. The object of
the Binary Loader is to load programs from the tele-
type reader into memory. The Binary format of
these paper tapes are the output format of the
Macro - Assembler MAS (ref. 10 ). Normal parity
error checking is performed on the loading of these
tapes.
The Bootstrap program itself exists in an unformatted
form on a paper tape. This is necessary to keep
the Bootstrap Loader simple. The Binary format
of the Bootstrap tape is as follows :
All the instructions of the Binary Loader are listed
consecutively on the paper tape in binary. There
are no addresses or parity checks. The start
address of the Binary Loader is known to the Bootstrap
and it simply loads each binary word from the paper
tape in consecutive locations. A successful load
is recognised by the processor halting at the end of
the tape.
The Binary Loader performs three different error
checks :
A. Checksum error check;
B. Correct start of data block character;
C. Correct end of tape character.
If one of the above errors is detected while loading
the processor prints a number corresponding to the
error type and then halts.
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13.2.3 8080 Aid System:
The 8080 AID System, FAID, is a software routine that
facilitates the loading of programs and the execution
and debugging once in memory. FAID was developed
to run on the Development System described in Sec-
tion 7. Details of the nature and development of
this routine can be found in Ref. 8.
Changes that have occurred between the Development
System and the current system, such as changes in
the teletype driver have resulted in the necessity
to modify the input/output/sub-routines in FAID.
A brief description of the nature and capabilities
of FAID is given below.
FAID has been written to occupy one kiloword of ROM
and as a result has completely separate instruction-
and data-banks. However, as the current system
has only Read/Write memory, this restriction is
unnecessary. The current version of FAID lies at
the top of memory below the Binary Loader.
FAID is made up of two distinct parts. The first
contains the directory, which does no more than wait
for a command from the teletype. On receipt of a
valid command control is transferred to the required
routine in the second section.
The second section contains all the rountines available
to FAID. Most routines return to FAID once they
have performed their function. The following
routines exist for FAID: (for details see ref. 8.)
A. Display/change a memory location;
99
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13.3
LUU
B. Display/change a register;
C. Search memory;
D. Initialize memory;
E. Visual Dump;
F. Trap through a program;
G. Execute a program;
H. Binary Load;
I. Binary Dump.
The original FAID also contained a Binary Loader and
Dump. These have both been removed from the current
version. The Binary Dump was removed as it was
considered an unnecessary featureand also to save
memory space. The Binary Loader was removed as
it was originally written to load paper tapes with
a different binary format to that which is currently
used. The Binary loader used at present is the
one described in 13.2.2.
DRIVER AND EXERCISER ROUTINES
These programs have been written for two specific
purposes :-
A. To test a specific section of the system hardware
and ensure that it interacts validly with the
rest of the system;
B.. To develop drivers for the various input/output
modules and peripherals, which can then be used
in any data logging or control program.
Drivers are software routines that enable the I/O
modules to operate and are very closely linked to
the hardware design of the system.
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Most of the routines contain a simple output routine
which visually displays results or readings taken
by the exercising program. No attempt has been
made to format this information in any sophisticated
way as it would unnecessarily increase the length and
complexity of the exercising program.
13.3.1 Analog Input Module Exerciser:
This program is designed to fully test all the hard-
ware in the Analog Input Module. This includes
the relay multiplexer, the Programmable Gain Ampli-
fier (PGA) and the Analog-to-digital converter (ADC).
It also tests the interaction of the Module with the
rest of the system. The program has been written
to take one analog reading and output the digital
value of the input voltage as well as the gain setting
of the PGA to the teletype. To read again a RESET
must be generated (by activating the RESET switch on
the front panel) . The program can be made to read
continuously by simply changing the halt instruction
at the end to a branch to location 00. The program
is made up of a driver for the ADC and a simple out-
put routine.
A.ADC DRIVER:
Owing to the long conversion time of the ADC, it
is not desirable to dedicate the processor to the
Analog Input Module when an analog channel is to
be read. Instead, during the 100 milli-seconds·
that the converter is busy,control is returned to
the main program. Conversion is initiated by
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subroutine ADCl which first selects the desired
channel, does the autoranging on the PGA, and
then starts the conversion. An exit is made
from the subroutine to the main program.
After the 100 milli-seconds the Analog Input
Module generates an interrupt which sets a flag
to indicate that the conversion is complete and
the data is ready. At the discretion of the
main program subroutine ADCIN is called. This
tests the flag to determine if the conversion is
complete. When the conversion is complete,
it inputs and stores the data.
B. ADC OUTPUT ROUTINE:
This routine is used to visually indicate the
correct operation of the Analog Input Module.
The print out is to the teletype and consists of
the following information :
(1) The gain setting on the PGA;
(2) The polarity of the input voltage;
(3) An octal number equivalent of the input voltage.
A typical print out is as follows
064 * -327
1'( > [ooca, oomb," roprosooc'og 10poc
voltage
polarity of input voltage
"rnu Ltiplied by"
PGA gain setting.
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13.3.2 Alarm Interrupt Module Exerciser:
This routine checks the alarm interrupt unit for
valid operation. It consists of two parts.
Firstly, a driver which locates the required alarm
routine after an interrupt has been received. The
alarm routines in this case are simply output routines
to the teletype and constitute the second part of the
exerciser routine.
A. DRIVER:
The driver routine accepts an interrupt from the
Alarm Interrupt Module, stores all the current
program information such as the registers and
program counter on the stack, identifies the
interrupt, and then branches to the required
~rm routine. As the Alarm Interrupt Module
may be expanded to 64 interrupt lines a routine
is required that will rapidly identify the inter-
rupt. If a straightforward search is made
through a table to identify the interrupt some
interrupts will be serviced quicker than others,
depending on their position in the lookup table.
This is unsatisfactory and an alternative method
is used which gives equal identification times to
all alarm interrupts. The identification time
is shorter than the average identification time
in the previous method. In this method the
eight bit number received from the Interrupt
control Unit that corresponds to the interrupting
channel is used to form part of the address of a
jump instruction. On branching to this address.
the processor will find the address of the required
alarm routine. The advantage of this method
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is that the entire driver may be located in
ROM with the addresses of the alarm routines
forming the only variable to be stored in RAM.
B. OUTPUT ROUTINE,
The alarm routines for the exercising program are
simply output routines to the teletype. In
the exerciser the main program consists of out-
putting a string of "@" to the teletype. When
alarm interrupts are received the following output
to the teletype occurs ,
INTO types out ten O's
INTl types out ten l's
INT2 types out ten 2's
INT3 types out ten 3's
With this output format the ability of a higher
priority alarm to interrupt a lower priority alarm
routine can clearly be demonstrated. For example
if INT2 is busy typing 2's and higher priority
alarm INTO interrupts, it will stop typing 2's
and type 10 zero's and then return and complete
the required number of two's.
13.3.3 Analog Output Module Exerciser,
The analog outputs do not require a driver routine.
Only one machine code instruction (OUT) is required
to output the contents of the accumulator to the
digital-to-analog converter (DAC). The DAC accepts
2's complement coding on the digital input to obtain
positive and negative output voltages.
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The analog output module exerciser runs together
with the analog input module exerciser described
in Section 13.3.1. The digital input from the
ADC is first normalized by dividing by the gain of
the PGA. As the gains of the PGA in octal are
1, 20, 100, and 200, this division is obtained by
shifting the eight bit word, 0, 4, 6, and 7 places
to the right respectively. The normalized octal
equivalent of the analog input voltage is then con-
verted to twos complement and output to the DAC where
it can be monitored by an oscilloscope or voltmeter.
13.3.4 Digital Input/Output Exerciser:
The digital inputs and outputs are so simple that
drivers are unnecessary. To input or output a
digital word, only 1 machine code instruction is
required, i. e.
OUT 50
This will output the 8 bit contents of the accumulator
to device 50.
However, a simple program was written to test the
digital Input/Output and is described below for the
sake of completeness.
The eight bit word that is input from or output to
the digital channel is also output to the TTY in
binary format. If the word 0307 is input the
TTY will print
DI 11000111
1
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Similarly for digital outputs, with DO preceding
the 8 bit word.
13.3.5 Teletype Driver:
The teletype driver consists of an interrupt hand-
ling routine and an Input/Output routine. The TTY
interface is designed for an interrupt based Input/
Output. The teletype driver consists of a sub-
routine TFLAG which sets the appropriate input or
output flag, and input and output routines TYIN and
TYOUT respectively.
A. INPUT:
When a character has been received from the
TTY an interrupt is generated which causes a
branch to subroutine TFLAG which will set the
input flag. An exit is made to the main pro-
gram. At the discretion of the main program
the input subroutine TYIN can be called. This
subroutine first checks the status of the input
flag. If the flag has been set it knows that
a word has been received and is ready to be
input. If the flag is reset it will wait
until the flag is set. Once the flag has been
set it will input the word from the TTY, reset
the input flag, and return to the main program.
B. OUTPUT:
This is the converse of the input operation.
If the flag is reset it means that transmission
of the previous character is still underway and
it must wait. When transmission to the TTY
ceases and the TTY is ready for the next charac-
ter, an interrupt is generated. This causes
106
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a branch to subroutine TFLAG which sets the
output flag and then returns to the main pro-
gram. At the discretion of the main pro-
gram the output routine TYOUT is entered.
The output flag is first checked and if it is
set (the TTY is ready to receive another charac-
ter) then the word is outputted. If not, it
waits for the output flag to be reset as mentioned
above. Having output the word the output
flag is reset indicating that transmission is
underway. Control is then returned to the
main program.
13.3.6 Real Time Clock Driver:
There are two possible modes of operation of the
real time clock :-
A. As an interval timer
B. Time of day clock.
Software for a priority structured multiple interval
timer has been developed elsewhere (ref. 10 ) .
(1) DRIVER
A routine for a time of day clock was required.
The real time clock interrupts the processor
every 10 milli-seconds. This causes a
branch to subroutine TODC, the time-of-day-clock
driver. The time-of-day clock consists of
four eight bit words. The highest order
word contains the hours, the next minutes,
the third seconds. The last word is
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
        
        
       
       
          
        
         
 
          
       
       
       
  
     
         
   
     
     
       
       l. 
{ll  
          
       
       
      
  i     
       
 n t       
   c u    
108
incremented every time the RTC interrupts,
that is, every 10 milli-seconds. When
this byte contains 200 (octal) it is zeroed
and the seconds byte is incremented. Simi-
i/
1arly when the seconds byte equals ~~ (octal)
it is zeroed and the minutes byte in incremented.
The hours byte is incremented when the minutes
.-,'
byte is equal to 96 (octal). As it is a 24
~"
hour clock, the hours byte will count up to 28
,(octal) before being zeroed.
The clock is initialized by loading the three
memory locations representing the hours, minutes
and seconds bytes with the current time. The
fourth byte is zeroed. The system can then
run and the correct time will be maintained.
(2) OUTPUT ROUTINE:
The time of day is printed every 30 seconds
on the teletype as follows :-
HH MM SS
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OVERALL PROJECT EVALUATION
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HARDWARE EVALUATION
14.1
Viewing the hardware system in retrospect, a number
of valuable insights can be obtained. The rapid
advancement of microprocessor and related technolo-
gies over the last year has perhaps made certain of
the aspects of the hardware appear redundant.
However, a lot of valuable know-how has been generated
by building the system from the basic elements.
The three hardware aspects of the system, that is,
the microcomputer, the front panel unit, and the
industrial interface are reviewed below.
MICROCOMPUTER
The architecture of the microcomputer part of the
system is distributed over four separate cards.
This architecture may be questioned as being the
most suitable. Certainly it achieves the original
goal of flexibility but with the wisdom of hindsight
it can be seen that a more efficient architecture
would be a single card microcomputer system complete
with peripheral interface and limited decoding (similar
to INTEL SDK 80 kit) . If expansion to a larger
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system is required then a "SYSTEM EXPANDER" card
with full I/O decoding, could be added. The advan-
tage of this format is that when configured as a
small system (say two I/O modules) hardware overheads
for the microcomputer are limited to a single card.
14.1.1 Intel 8080 CPU:
Since the time when the 8080 was selected a vast
number of microcomputers have become available that
would be quite capable of doing the job. However,
no one of these has proven to be in any way superior
to the 8080, and a number are a lot worse for reasons
ranging from poor instruction sets to poor vendor
support and availaOlity.
There is also a trend by which the 8080 is becoming
the unofficial industry standard. At the last
count there were 6 manufacturers of 8080's (AMD, NEC,
TI, Siemens, National, Intel). Also, most of the
early industrial microprocessor projects were based
on the 8008 (ref. 13 ) and hence there is a trend
when updating these systems to go to the 8080 as much
of the software is then compatible and hence of the
popular 8 bit microprocessors the 8080 has made the
greatest penetration into the processor control world
(ref. 14). The 8080 has also proven itself to
be ,an extremely reliable chip and tests indicate that
failure rates are as low as 0.04% per 1000 hours at
a 90% confidence level (ref. 15 ).
In view of these facts it is felt that the 8080 was
a highly successful choice for the microprocessor.
110
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14.1.2 Memory System:
The CMOS memory (INTEL SIal's) has proven to be
extremely successsful in providing non volatile
memory storage. This is done by means of battery
backup for the memory chips. Battery life appears
to be close on shelf life of the batteries. In
the two months that 2.5 kilowords of memory were backed
up by pen light batteries there was no detectable
drop in battery voltage.
However, once the control program has been written and
debugged commitment to EPROM is the best solution in
view of the incorruptible nature of EPROMS. In
this system EPROMS were not used as the system was
not intended to be used in any specific control
application and hence a specific control program
could not be written.
14.1.3 Interrupt System:
The use of interrupts in an industrial microprocessor
system is a double edged sword. Vastly improved
CPU utilization can be obtained for the price of
increased software complexity. The alternative
to an interrupt based system is- one in which "SENSE"
loops are used such as on the VARIAN mini-computer
(ref. 16 ). For a large scale process control
microcomputer this would be a highly impractical
situation. However, for a small scale dedicated
microcomputer system it becomes worth consideration.
If the microcomputer system is used only in applica-
tions of direct digital control, or data logging
then an interrupt based I/O can be dispensed with.
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In a supervisory capacity interrupts are essential
to any process control computer unless its task is
small enough that the delay in detecting a change
of state on any input is sufficiently short. The
handling of peripherals such as a TTY could also be
done without recourse to interrupts.
However, in the 8080 and with the current ICU the
increase in software complexity is small and the
advantages of improved CPU utilization outweigh the
advantages of the "SENSE" loop type of system. As
this system is a generalized system and does not
have a predetermined role it is essential that an
alarm interrupt facility be provided.
14.1.3 Communication Peripherals:
The s ys tern has facilities for up to eight peripherals.
Only an ASR 33 teletype was used as this was immediate-
ly available and had the advantage of providing a
keyboard, printer and paper tape reader and punch
in one unit. For industrial use a more ruggard-
ized form of printer such as the Spectronics TP20 thermal
printer would greatly facilitate the loading of long
programs. A punch is not really required. Some
means of mass data storage may be required however.
There are two possible ways of achieving this.
One is to link the microprocessor system to a
supervisory minicomputer if one is available and
use the mini's mass data storage facilities e.g.
disk or magnetic tapes. The second is for the
microprocessor system to have its own mass data
storage peripheral such as a cassette recorder or
floppy disk. Serial links to either the mass data
storage device or the minicomputer are the most
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14.3
suitable in view of reduced cabling and noise
pickup.
FRONT PANEL UNIT
The front panel unit performed very well and gave a
wide range of control over the system. A facility
well worth considering and which would serve as an
aid to software debugging is a hardware trap. This
would allow the user to trap from one location in
memory to another without having to single step
through the instructions byte by byte.
INDUSTRIAL INTERFACE
The industrial interface achieved the goal of being
a low cost interface of suitable reliability and
flexibility to test the viability of a microprocessor
system in industry. Many other interface modules
could have been built but the basic analog and
digital input and output modules were considered
sufficient.
An evaluation of the various modules is given below.
113
14.3.1 Analog Input Module:
Isolation of the floating front end of this module
was good and millivolt signals could easily be measured
with 260 volts RMS common mode noise.
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The current ADC system used, dual slope integrating
unit, gives very good noise immunity but has the
problem of being extremely slow, with a maximum
sampling rate of ten samples per second. This is
adequate for certain data bgging applications and
extremely slow industrial processes. However for
processes where direct digital control is required
a faster successive approximation ADC sampling at
say 100 samples/sec. would best be used. For
example it has been recommended that for a micro-
processor based batching system an ADC converter
speed of at least 100 microseconds is required
(ref. 17 ).
An analog input module demonstrates clearly one
advantage of a microprocessor based system: That
of replacing hardware logic by software control.
Firstly the Programmable Gain Amplifier. The auto-
ranging in many systems (e.g. RTP) is done by means
of complex hardware. In this system the autoranging
is done successfully under software control and adds
at most 100 microseconds to an ADC conversion time
of 100 milli-seconds. Secondly, the PGA is a low
cost device and has inherent offsets on the output.
This does not affect the accuracy of the system,
because, under software control, the offsets may be
input and subtracted from the actual readings taken
later with the result of no loss in accuracy.
14.3.2 Analog Output Module:
There is the question whether 8 bits (seven bits
plus a sign bit) is sufficient accuracy for the
analog output. The seven magnitude bits give a
resolution of 0,78%. As the system is a
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generalized one and has not been designed for a
specific process, accuracy requirements cannot
really be evaluated. The current system establishes
the workability of the analog output module. If
greater accuracy is required it can be obtained by
outputting two bytes of data to each DAC module thus
achieving up to 16 bit accuracy. This can be
implemented in two ways. Firstly, by treating
each DAC as two devices and outputting first the
high order data to the one device and then the lower
order data to the second device. This has the
disadvantage of halving the number of DAC modules
that can be addressed, but would be simple to imple-
ment hardware wise. The second approach would
involve more complex hardware. This is to output
both bytes of data to the same device address but
to decode by extra hardware which byte is high order
and low order. In the interests of reduced hard-
ware and better CPU utilization the first approach
is the most suitable.
14.3.3 Alarm Interrupt Module:
An asynchronous link to the process is essential
in any process controller where supervision is
required. The only time interrupts could be
dispensed with, is if the microcomputer system is dedi-
cated to a small process, and services each channel
with sufficient frequency that a change of state will
be detected within the required time limit. For
any processor handling more than one complex, or
time consuming task, interrupts to an alarm task is
essential.
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The input conditioning circuitry of the Alarm
Interrupt Module was tested up to 260 volts common
mode voltages and found to work satisfactorily.
14.3.4 Digital I/O Modules:
Both modules were tested for isolation to 260 volts
and found to work satisfactorily. In a process
there may be applications where digital I/O configu-
rations, other than what has been built. are required.
However, the current configuration was considered
sufficient for testing the viability of the system.
14.4 GENERAL HARDWARE
There are three other aspects of the hardware which
need to be evaluated. They are given below.
14.4.1 Back-Plane Wiring:
A non-standard back-plane was used. The advantage
being that it is the most economical on the number
of edge-connectors required. It has the disadvan-
tage that each card in the system must go into a
particular slot. A more ideal solution would have
been to have standard back-plane wiring for the
industrial interface section of the system, thus
allowing any I/O options to be used in any slots.
The microcomputer section which does not alter
could remain as it is.
!
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14.4.2 Low Power Schottky Logic:
The LS TTL proved to be extremely easy to design
with and if prices drop it could quite easily usurp
the role of TTL in digital systems. The low power
requirements and dissipation were largely instrumental
in allowing the use of a sealed crate to house the
power is consumed and very little
system. For the entire system only
heat
90 watts of
is generated.
14.4.3 Power Supply:
Tests conducted in the laboratory indicate that the
power supply is extremely immune to supply line
noise. The constant voltage transformer allowed
the system to operate satisfactorily with AC supply
voltages as low as 100 volts RMS. The circuit
in fig. 24 was used to induce spikes on the supply
line. Opening and closing switch Sl causes
current surges through the inductor L which cause
voltage spikes on the supply. The system could
not be made to fail by this method as the spikes
were sufficiently attenuated by the CVT and the
various filters described in Chapter 11.3.
L
'00000 POWER
~ SUPPLY &
PLY
51 ), FILTERING
AC SUP
Fig. 24: CIRCUIT FOR INDUCING NOISE ON SUPPLY LINE
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CHAPTER 15.
.L.LO
15.1 GENERAL
SOFTWARE EVALUATION
15.2
The aim of this project is to build an industrialized
microcomputer system. The system is not designed
for any specific process and hence the software
developed is not specific application control or
data logging programs. The system must, how-
ever, be capable of supporting any such programs.
Work on a software development system to aid the
development of such programs has been done elsewhere
(ref. 10 i.
The software that has been written has been to assist
in the development and validation of the hardware
and in this respect it has been successful in its
objectives.
The software consists of two txpes of routines,
drivers for the various I/O modules and peripherals
and General utility Programs to assist in this
deveLopmen t ,
These are evaluated below.
GENERAL UTILITY ROUTINES
These routines were prerequisites to the development
of any other software. They allow the programs to
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be loaded into memory and once loaded, to be
debugged or run from the TTY. The bootstrap
routine and Binary Loader were used successfully
for loading programs. The most important of
the utility routines is the 8080 AID program FAID.
This gave complete control of the program to the
TTY once the program had been loaded and was found
to be almost essential when debugging long programs.
Ideally, FAID should have been on an EPROM with
only a small data bank in RAM as this would have
prevented any possible corruption of the program.
This is true of the Bootstrap and Binary Loader as
well.
Although PAID will fit into less than 1 kiloword of
memory, it is extremely versatile and greatly
improves the viability of the system.
DRIVER AND EXERCIZER ROUTINES
The exercizer routines were successful in aiding
in the debugging and development of the various
I/O modules. The programs were fairly simple
so as not to confuse hardware and software bugs
during the debugging process.
A lot of use was made of the TTY driver which was
found to work well. The drivers for the Analog
Input Module and Alarm Interrupt Module worked
satisfactorily but with more specific applications
in mind/variations to these drivers may be found to
be more suitable. For example, if only a few
Alarm Interrupts are to be used a simple search
through a table may be a better means of identifying
the alarm program than the more generalized routine
described in 13.3.2
119
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CHAPTER 16.
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SYSTEM EVALUATION
There were two basic objectives in the motivation
for the development of this industrialized micro-
processor system. Firstly and fundamentally,
there was the need to develop know-how in the field
of microprocessors and their industrial application.
The second objective, which is really the way in
which the first manifested itself, is to establish
the viability and capabilities of a microprocessor
in an industrial process control application.
In order to do this, that is, to fully investigate
the capabilities of microprocessors the system that
was built was based on three basic design criteria.
These are :-
A. The basic requirements of industrial reliability
must be met.
B. The system must be flexible enough in its archi-
tecture to investigate the viability of the
system in its various configurations.
C. The system must be designed for low maintenance
and minimum operator interaction.
These three objectives are now evaluated.
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16.1
16.2
INDUSTRIAL RELIABILITY
The real acid test of any industrial system is
whether it will operate in the conditions under
which it is meant to actually work. That is in
an industrial process. However, circumstances
prevented this from actually being done and so
doubt may validly be cast on the true industrial
reliability of the system. However, tests were
run under laboratory conditions to simulate what
was considered to be the three main sources of
industrial noise. These are "pick up" of common
mode noise of the signal lines, supply line noise
and noise induced by EM radiation. Tests carried
out indicate that the system does have a high
degree of noise immunity. The system could not
be made to fail or malfunction when noise was in-
duced simultaneously on the supply line and the
signal lines. Immunity to electro-magnetic radiation
was tested qualitatively by wrapping the leads of an
arc welder running at 120 amps around the processor
and then welding a piece of scrap iron while a short
program was run repetitively in the processor. The
system could not be made to fail under these condi-
tions. Although these tests do not guarantee
faultless performance of the system when exposed to
the often unpredictable vagaries of industrial noise,
they do indicate that the system does have an
inherent degree of noise immunity.
FLEXIBILITY
The purpose of designing an architecturally flexible
system is that one may construct the system either
121
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as a minimal "bare bones" system or as a fully
expanded system with a large amount of memory or
I/O. It is in this field that perhaps the project
was most successful. That is in indicating what
the sensible limits of a microprocessor system ought
to be. The system constructed can support an
extremely wide range of I/O. Analog and Digital
inputs and outputs are available and decoding is
available for up to 65k of memory as well as 1000
analog input channels and hundreds of digital I/O
channels. However, a price is paid for this
flexibility, that of hardware overheads. The hard-
ware required to support such a large system becomes
a liability when only a small system is actually
required. In the present system the basic micro-
processor, which would be required for any amount of
I/O, is four cards. This is too much. The entire
microcomputer, and peripheral interfaces should be
on one card. The only extension to the microcomputer
should be in the form of memory cards.
The basic mistake in the approach to the current
microprocessor system is to treat it as a downgraded
mini-computer with associated flexibility. The
forte of the microprocessor lies in its ability to
be used as an intelligent dedicated device, and this
must be reflected in the hardware architecture.
One microcomputer system should not be trying to
compete with a mini computer by being so flexible
that it can be expanded to handle 1000 analog inputs.
Software wise this is unrealistic. The Industrialized
Microprocessor System must have limited I/O size.
Say three I/O cards, from which may be selected the
analog and digital I/O options. If more I/O channels
are required then another microprocessor system
must be used. This viability for multiple
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dedicated systems is a big advantage of microprocessors.
These multiple distributed systems need not in fact
be spatially distributed but could all plug in as
units to a common crate with interprocessor links.
On the other hand spatial distribution is equally
acceptable.
Thus it is in the sphere of establishing the size
and nature of microprocessors in industry that the
greatest learning in the project occured. Although
the current system is based more on the concept of
a downgraded mini computer than on the concept of
small scale dedicated distributed systems mentioned
above, the project can still be regarded as success-
ful as it stimulated the evolution of ideas to their
current form.
BLACK BOX APPROACH
As mentioned in the section of Aims of the project
(Chapter 3.3) an attempt was made to create a system
with minimal maintenance and operator interaction.
The usual human interface associated with a computer
were dispensed with. This is consistent with the
approach that the microprocessor system must not be
considered as a computer system. It is more an
intelligent controller/data logger, an instrument
operating close to the process. Once the system
is operating correctly the only interaction is to
initiate programs or alter program parameters. This
can be done either via a remotely located keyboard
or central computer, hence no actual control switches
are required directly on the system. This gives
an added security advantage, for there are no switches
or buttons to be tampered with once the system is
running. When installing the system on a plant
little attention need be given to accessibility as
all the required access can be done remotely.
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Should the microprocessor system fail access can
then be obtained to busses and control lines via
a plug on debugging front panel. This front
panel is not unique to any microprocessor system.
In its present form the system can only be initiated
on site by RESETting and RUNning the system from the
front panel. A more ideal situation would be a
single twisted pair running from the mi.cr opr oceas or",
system to a central control point. The micropro-
cessor may then be initiated remotely.
Besides the signal lines connecting the microprocessor
system to the process, only two twisted pairs to a
central location would be required. One a serial
link to a keyboard and printer or mini computer, and
secondly a line to initiate the system.
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16.4 THE ROLE OF THE MICROPROCESSOR
ON INDUSTRY
IMPACT
The problem with microcomputers at their present
stage of evolution is that anything that can be
written about them is obsolete by the time the ink
has dried on the paper. This rapid rate of
development makes standardization very difficult
or even undesirable as standardization can act as
a brake on new ideas, although it makes good economic
sense.
However, some attempt must be made to see a pattern
and to define the role in the industrial process
control world to which microprocessors are most
suited.
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pAt the top end of the scale are the large process
control computers. At present the microprocessor
is not a challenge to these and may never be one.
At the bottom end of the scale is the programmable
logic controllers and data logging instruments.
The microprocessor system is not needed here.
But between these extremes is a large loosely de-
fined area where the capabilities of a full scale
mini computer are unnecessary but where the control
algorithms are too complex for the limited program-
ming capabilities of the programmable logic control-
lers. This is where the microprocessor system
in its present state belongs. In small scale
dedicated control of complex processes. "Small
scale", in the sens e that no single microprocessor
should attempt,to do too much. If more control
loops are required. add another microprocessor.
In this way true distributed control can be achieved.
The ability to increase the reliability of a control
or ~ata logging system is really what makes micro-
processors attractive. The increase on reliability
can be achieved by this distribution.
Although distributed process control by microproces-
sor networks offers a wide range of advantages
(ref. 18 ) over a centralized minicomputer system
the problems and added complexities of interpro-
cess or communication could easily override the
benefits. To minimise these complexities distri-
buted control by microprocessors must be on a fairly
autonomous basis with minimal links and communication
requirements between processors.
However, al thoucj'l the reign of the centralized process
control mini computer may be challenged by distri-
buted microprocessor networks in the future, their
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reign in this field is secure at present owing to
the facts that at the time of writing no industria-
lized microcomputer systems are commercially
available locally and that there are still unanswered
questions and difficulties as mentioned above in
multimicroprocessor networks. These are both
facts which only reflect the current state of art
in microprocessor systems and are not fundamental
limitations in the microprocessors themselves.
Hence reversal of either of the above two factors
could see microprocessor systems advancing beyond
the level of small scale dedicated controllers.
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CON C L U S ION
The system has shown that a low cost solution to a digital
process controller/data logger does exist in a micro-
processor system. The ad~antages of using a micro-
processor in such a s ys t.ern, namely: low costs, flexibility
and reliability were established.
Hardware costs were kept to a minimum by executing a large
proportion of the logic under the software control of the
microprocessor. Also the "intelligence" of the micro-
processor could be used to minimise any offsets in some
low cost I/O modules/thus again minimising hardware costs.
The flexibility of the system allows it to be used as a
small dedicated stand-alone unit or simply, by the addition
of more memory and I/O modules, to merge with the low end
of the minicomputer range of capabilities.
Tests done on the reliability of the system indicate that
it is suitable for industrial use but a thorough verifica-
tion of this is yet to be done.
The industrialized microcomputer system that has been built
has, as laid out in the objectives, provided a means by
which the full capabilities and limitations of a micro-
processor system can be evaluated in industrial applica-
tions.
12
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APPENDIX B
THE 8080 MICROPROCESSOR
1. INTRODUCTION
(
The 8080 is a complete a-b't parallel central proces-
sing unit (CPU) for use In general purpose digital
computer systems. It is fabricated on a single LSI
chip using Intel's n-charmet silicon gate MOS pro-
cess, thus offering much higher performance than
conventional microprocessors (2, 5 instruction
cycle). A complete micro ccrncu ter system IS formed
when the 80S0 CPU IS interfaced with 110 ports (up
to 256 input and 256 output ports) and any type or
speed of semi-conductor memory,
Although significantly hlglier in performance than
existing microprocessors, Ir-e 2030 has been de-
signed to be software compauo!e at the source code
level with Intel's 8008 rnicro-croccsacr. Like the
8008, the 8080 contains SIX a-t»: data registers, an
8-bit accumu later, four s-bu temporary registers.
four testable flag bits, ana an 8-blt parallel binary
arithmetic unit. The 8030 also orovroes decimal
arithmetic capability, and it includes sixteen bit
arithmetic and immediate operators which greatly
simplify memory address calculations, and high
speed arithmetic operations.
The 8080 has a stack architecture wherein any
portion of the external memory can be used as a
last in/first out stack to store /retnove the contents
of the accumulator, the flags, or any of the data
registers.
The 8080 also contains a 16·bit stack pointer to
control the address-no of this external stack. One
of the major advantages of the stack is that multiple
level interrupts can easily be handled since com-
plete system status can e asuy be saved when an
interrupt occurs and then be restored after the
interrupt. Another major advantage is that almost
unlimited subroutine nesting is possible.
This processor has been designed to greatly sim-
plify system design. Separate 16-llne address and
8-line bidirectional data busses are used to allow
direct interface to memories and 1/0 ports. Control
signals, which require no decoding, are provided
directly by the processor All busses, including con-
trol, are TTL ccmpauble.
Communication on the address lines and the data
lines can be interlocked by using the HOLD input.
When the HLDA (Hold Acknowtedoe) signal is is-
sued by the CPU, CPU operation is suspended and
the address and data lines are forced to be in the
FLOATING state. This permits "Ofi-tylnq" the ad-
dress and data busses Wlt~ other devices such as
direct memory access channels (DMA).
The 8080 has many instructions which are extremely
useful and extend tnc ranqe of applicability of the
CPU. The instruction groups are as tclrows:
• Data register and memory transfers
• Conditional or unconditional brancnes and
subroutine calls
• 1/0 operations
• Direct Lead/Store Accumulator
• Save, Restore Data Registers, Accumulator
and Flags
• Dou ole Length Operation in Data Registers
Increment/Decrement/ Addition
Direct Load/Store (H and L)
Load Immediate
Index Register Modification
• Indirect Jump
• Stack Pointer Modification
• Logical Operations
• Binary Anthmetlc
• Decimal Arithmehc
• Set and reset Interrupt enable Hlp-flop
• Increment/Decrement Memory or data registers
The purpose of this publication is to present the
basic microprocessor ocerauon, instruction set, and
electrical characteristics. In addition. other memory
and peripheral circuits which have been desiqned,
and specified for use With the 8080 are presented.
8080 ADDRESSING MODES:
DIRECT
REGISTER
REGISTER INDIRECT
IMMEDIATE
- ,.
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o All
A"
o A\3
A"
o An.
a A,
a A.
a A,
a A.
2. PROCESSOR TIi1.ING
The following describes the function of all of the
8080 I/O pins. Several of the descriptions refer to
internal timing periods. For a definition of the timing
periods refer to section 2·3.
2-1. Pin Configuration and Control Signal
The pin configuration IS shown In Figure 1.
A"
GND 2
040- 3
D5 0- 4
060- S
010- 6
030- 7
°20- 8
0,0- 9
000- 10
-5V 11
RESET 0-- 12
HOLD 0--- 13
INT 0--- 14
¢lO--- 15
INH 0 16
DBIN 0 17
Vl.R 18
SYNC 19
'tSV 20
INTEL
8080
eo
as
aa
"36
35
"33
az
"30
za
28
21 A 2
ze A,
2S Ao
24 0 WAIT
23 -<> READY
22 --00,
21 HLDA
L
PIN DEFINITION
Figure 1. PIn Configuration
Symbols
A1s-Ao
(output tri-state)
0,-0J
(input/output)
tri-state
SYNC
(output)
DBIN
(output)
READY
(input)
WAIT (output)
WR
(output)
HOLD
(input)
Meaning
ADDRESS BUS the address bus provides tbe address to memory (up to 64K
g-bu v.orcsj or denotes the I/O device nur-iber for up to 256 Input and 256 output
devices AJ IS the least siqruhcant address bit.
DATA BUS; the data bus provroes bidirectional communication between mem-
ory ano 110 oevrces lor instructions and oata transfers. D:; is the least Signifi-
cant bit
SYNCHRONIZING SIGNAL: the SYNC om provides a stonal to indicate the
begmnlng a: eacn macn.ne cycle uastrucnons can be executed In 1,2,3,4 or
5 machine cycles. and the status Information of each machine cycle IS sent to
external latches at SYNC tune.) See 2-2.
DATA BUS IN; the DBIN Signal Indicates to external circuits that the data bus IS
in the Input mode. Th.s Signal should be usee to enable the gating of data onto
the 8080 data bus from memory or I/O.
READY, the READY Signal indicates to the seso that valid memory or input data
IS available on the BC3D data bus. Ttus 5190al is useo to synchronize the CPU
With slower memory or 1/0 cevrces If after sendmg an ecoress out the 5030
does not receive a READY Input, the 8088 Will enter a WAIT state for as long
as the READY line is low.
WAIT; the WAIT Signal acknowledges that the CPU is in a WAIT state.
WRITE: the WR Signal IS used for memory WRITE or 1/0 output control. The
data on the data bus is stable while the ~'R. Signal IS active (WR = 0).
HOLD: the HOLD Signal requests the CPU to enter the HOLD state. The HOLD
state allows an external device to gain control of the 8080 address and data
bus as soon as the 8080 has comoleted its use of these buses for the current
machine cycle, It is recognized under the totlowmq condrtrons:
• the CPU is In the HALT state
• the CPU IS in the T2 or TW state and the READY Signal is active
As a result of entering the HOLD state the CPU ADDRESS BUS (A's-A;l and
DATA BUS (D)·D c) will be in their high Impedance state. The CPU acknowledges
its stale with the HOLD ACKNOWLEDGE (HLOA) pin. Sec Figure 3.
The CPU will always finish the execution of lhe current machine cycle. When
the HOLD Signal is removed, the operation will resume from the T1 time of the
next machine cycle. (Sec attached timing charts, Figures 3 and h In Appendix Hl.}
2
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Symbols
HLDA
(output)
INTE
(output)
INT
(input)
RESET
(input)
v"
V"
V~
Vo>
9,,9,
Meaning
HOLD ACKt-:O\'.'LEDGE: the HLDA spnal aopears in response to the HOLD
s-qnal ana morca.es that the data and address bus '1.111 go to the high impedance
state The HLOA signal begins at:
T3 for READ memory or input
The Clock Period follo'sing T3 for WRITE memory or OUTPUT operation
In either case, the HLDA stq-ial acccars after the nsmq edge of ¢ and high
Impedance occurs at'c- the ns:ng edge of 9:. See Appeno.x III-f for timing
d.aqram and ii\7'Q status mtormattcn for mode determination.
INTERClUPT E\'?SLE lnc.cates tt-c content at the lmemal interrupt enable
tup/tlcp. Ins t..p. 1,0:) may ce S8: or reset by the EI and 01 Instructions and
mtubtts Interrupts trc-n being acc ected by the CPU I: It IS reset. It IS auto-
matically reset (drsaotmq further u-terrupts: at time T1 of the Instruction fetch
cycle (M1) v.hen em Interrupt IS acceptec and IS also reset by the RESET signal.
INTERRUPT R~OIJ:=ST: the CPU recoq-nzes an rruerruot request on this line at
the end of the current instruction or while halted. If the CPU is In the HOLD
slate or If the Interrupt Enable fl'p/flcD IS reset II will not honor the request.
The CPU acknowlccqes ecce otance cr an .nterruot by sendmp out the INTA
(Interrupt Acxnov, ledge) status s.c-ar et SYNC time. During the next instruction
fetch cycle Ire p-oqrarn counter IS not advanced and a 1 byte Instruction
(usually RESTART) can be Inserted. See Appendix 1.
RESET: wrn!e the RESET siena! is activated, the content of the program counter
~ed and t...-e mstrucuon reqrster IS set to 0 Atter RESET, the program Will
start at location 0 In memory. The INTE ana HLDA thp/ttops are also reset.
Note that the flags. accumulator. and registers are not cleared as With the 8008.
The HL and DE registers may be exchanged.
Ground Reference.
+ 12 :!: 5% Volts
+ 5 :!: 5% Volts
- 5 :!: 5% Volts (substrate bias)
2 externally supplied clock phases. (non TTL compatible)
L
2-2. Status Information
Instructions for the 8080 require from one to five
machme cycles for complete execution. The 8080
sends out 8 bit of status Information on the data bus
at the beginning of each machine cycle (during
SYNC time), The following table defines the status
tnformation.
Data Bus
Symbols Bit.
HLTA 0,
tNTA' 0,
INP* 0,
OUT D.
MEMR* 0,
M, 0,
STACK 0,
STATUS INFORMATION DEFINITION
Definition
Acknowledge Signal for HALT instruction.
Acknowledge Signal for INTERRUPT request. Signal should be used to
gate a restart mstrucnon onto the data bus when DBIN is active.
Indicates that the address bus contains the address of an Input device and
the Input data should be placed on the data bus when DBIN is active.
Indicates that the address bus contains the address of an output device
and the data bus will contain the output data when WR is active.
Designates that the data bus will be used for memory read data.
Provides a Signal to indicate that the CPU is in the fetch cycle for the first
byte of an instruction.
Indicates that the address bus holds the pushdown stack address from
the Stack Pointer.
WO 0 1 Indicates that the operation In the current machine cycle Will be a WRITE
memory or OUTPUT function (\''/6 = 0). Otherwise, a READ memory or
INPUT oporauon Will be executed.
"These three status bits can be used to control the flow of data onto the 8080 data bus.
3
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f·~/ .y 2-3. Timing
Instructions in the 8080 contain one to three bytes.
Each instruction requires from one to five machine
or memory cycles for fetching and execution. Ma-
chine cycles are called M1, M2, ... , M5. Each ma-
chine cycle requires from three to five stales T1,
T2, ... , T5 for its completion. Each state has the
duration of one clock period (0.5 micro-second).
There are three other slates (WAIT, HOLD, and
HALT) which last one to an indefinite number of
clock periods, as controlled by external signals.
Machine cycle M1 is always the operation-code
fetch cycle and lasts four or five clock periods.
Machine cycles M2, r"B, M4, and M5 normally last
three clock periods each.
To understand the basic operation of the 8080, refer
to the simplified state diagram shown In FIgure 3
and the timing diapram of Figure 2.
During T1 the content of the program counter is
sent to the address bus, SYNC is true, and the data
bus contains the status rntorrnation pertaining to
the cycle that is currently being initiated. T1 is al-
ways followed by another state, T2, during which the
condition of U1C R::ADY, HOLD and HALT Acknowl-
edge Signals are tested. If READY is true, T3 can be
entered; otherwise. the CPU will go into the wait
state (TW) and stay there for as long as READY is
false.
rREADY thus allows the CPU speed to be synChronoized to a memory with any access time or to anyinput device. Furthermore, by properly controlling
L
the READY line, the user can single-step throug
Iris program
During T3, the data coming from memory is avail-
able on the data bus and is transferred into the
Instruction reqrs.er (during M1 only) as shown in the
8080 block diagram of Figure 4. The instruction de-
coder and cor-t-ot sections then generate the basic
signals to control the Internal data transfers, the
timing, and the machine cycle requirements of the
new instructions.
\
T.
L.---_~hL_-----JnL_-----Jn'-_ ____'
! T, r T.
I
-r, f nI", I I I
SYNC
READY
WAIT
DBIN
-------------------i I I I \, ii i j.-.-. ~,----_._-----"\, f XI L-. WRITE ,\1001'. \, ,
I i ~ I- ~ REAOMOOE, DATA
f '\
I STABLE ,
,
, ,
,
'I If I
II
,
Ii .
I 1/ 1\ !
i I : !
,
II / ! I \
!
I I
DATA
i , I
i I i\ ISTATUS
I
INFORMATlON
i DATA
IA'J;O SAMPLE READV OPTIONAL , FETCH DATA i OPTIONALMEMORY ADDRESS HOLD AND HALT r-- oa ,0' , HALT INSTRUCTION , INSTRUCTIONI 1,0 DEVICE NUMBER , 1 0' on EXECUTION0" MEMORV WRITE DATA If REOUIREDSTATUS INFORMATION' I ACCESS TIMEINTA our ADJUST
HLTA wo i I
MEMR
-, I I'"
STACK
Figure 2. Basic 8030 Instruction Cycle
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At the end of T4, if the cycle is complete, or else at
the end of T5, the 8080 goes back to T1 and enters
machine cycle M2, unless toe instruction required
only one machine cycle for its execution. In such
cases, a new M1 cycle IS entered. The loop is re-
peated for as many cycles and states as required
by the instruction.
It is only during the last state of the last machine
cycle that the interrupt request line is tested and a
special 1\11 cycle IS entered, dunng wtuch no pro-
gram-counter incrementing takes place and INTER-
RUPT ACKNO\~\lLEDGE status is sent out. During
this cycle, one of eight possible restart instructions
will be sent to the CPU by the interrupting device.
Instruction state reauirements range from a mini-
mum of four states for non-memory referencing in-
structions, like register and accumulator arithmetic
instructions, up to a maximum of 18 states for the
most complex mstrucnoas (exchange the contents
of registers Hand L with the content of the top two
locations of the stack) At the maximum clock fre-
quency of 2 megahertz this means that all instruc-
tions will be executed in Intervals ranging from 2 ,us
to 9 .,,5. If a HALT instruction is executed, the pro-
cessor enters a WAIT state and remains there until
an interrupt is received.
o cO o j (9 ~ I I
INTE f.'"Fi AE':"O'l',R.JTEHLOA OBIN SYNC WAIT ANO
@ I 1 <:~ (9 1 "'ULTIPLEXERTE'.IPORAqy REGISTERTIMING AND
CONTROL Z I@) Wl81
I-
REGISTEA
DECIMAL L'81 I HI81
ARITHMETIC
E'81 0'81
-
ACCUMULATOR 181 C,81 8'81
STACK PQI-.TER'161
-
PROGRAM COUNTEFl'161
REAO'WRITE f---
INSTRUCTION
DECODE
AND CONTROL
ACCUMULATOR
LATCH(8)
I"-CREMENTER
DECREMENTE R 1161
.
'---
ALUISI f-- INSTRUCTION - I-FlEGISTERI81 /-r- ADDR Egg LATCH 1161
liOBUSISI
fLAG!!,» TEMPORARY
110 BUFFER I
REGISTERI8) AND LATCH re I
ADDRESS DR1VERl161
(b (
¢, <>2 READY I"T RI"SET HOLD
Figure 4. 8080 Block Diagram
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INTERRUPT SEQUENCES
The 6080 has the bu.tt.rn capacity to handle external
interrupt rcqcests. A pcrrp her a l device can Initiate an inter-
rupt simply by onvlng the processor's Interrupt (INTl line
high.
The interrupt (tNT) Input is asynchronous, and a
request may therefore onqmate at any ume during any
instruction cycle. Internal logic re-crocx s the external reo
quest, 50 that a proper corre soonceoce With l"'te drlVlr.g
clock is estabnsbeo. As Figure 2-8 5r,0'\'5, an interrupt
request liNT) a'm'lng during the nn-e that the interrupt
enable line (INTEl IS hIgh. acts In co.nc.oence vv Ith the 02
clock to set tbc mte rnal Interrupt la:ch. Ttus event takes
place during the last state of the mstrucuon cvc!e 1'1 which
the request occurs, thus ensuring that any murucnon In
progress IScompleted before the rruern.ct can be processed.
The INTERRUPT rnech.ne cycle which follo,"'s the
arrival of an enabled Interrupt r ecces: resembles an ordw,ary
FETCH ma::h,ne cvc.e In most -esoecu. The M1 status b,:
is tr a-um.tted as L,-.Jal ourlng :.r,e sy;,.C Inter. at. It IS
eccorooarued, hc.veve r, by art INT;" status bit (DO) whlcn
acknowledges the external request, Tne contents of the
prog'ram coveter are latched onto the CPU's eccr ess lines
during T 1, but the counter Itse:f 15not .ocrerne-uec dUrln~
the INTERRUPT rnacrune cycle, e s It otherwise would be
In 'his way, the pre-interrupt status of the program counter
is preserved, so that data In the counter may be restored by
the Interrupted program after me Interrupt request has been
processed,
The interrupt cycle is otherwise mdrs tinqutshable from
an ordinary FETCH mectuoe cvcte. The processor Itself
takes no further special action. It is the resoons.tntuv of the
peripheral lOgiC to see that an ercht bit Interrupt instr ocuon
IS "jamrned" onto the processor's data bus durmq state T3.
In a tvorcat system, tbu rr eens that the data-in bus from
meroorv must be temoceantv coconoected from the pro-
cessor's main data bUS, so tnat the uuerruouoq de vice can
cc mmand the main bL'S Without Interference.
The 8:180's instruction set provides a special one- byte
call vv hlch facilitates the prccess.nq of Interrupts (the ordi-
nary proqr am Call takes three bytes). This IS tne RESTART
u-strucuo-, (RST). A veoab!e thr ee-brt ~,e,'d embedded in
It',e erqh t.brt f.eld of the ,qST enables the mterruotmq device
to dvect a Call to or.e of e,S'1: fixed ~e""ory lccauons. The
decimal acc-esses of these ceorcated rccauons are' 0.3, , 6,
2~, 32, 40, ~8, and 56. Ar,y of these ecdre sses may be used
to store the first mstruct-ontsl of a routine cesigned to
set ... tee the reou.r emerus of an interruptlrg oevlce Since
the (RSTl is a can. cc mo'e non of the v-ur cct.cn also
stores tne old program counter contents 0., the ST ACK.
ftl
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Figure 2·8. Interrupt TIming
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APPENDIX V
ELECTRiCP.L SPECIFICATIONS
NOTE: This electrical and timmg specification is only orelimlnsrv. No assurancecan be given at this time that
some changes will not occur during the engineering resting and cberecterieeuon of this product. The fmal specifica-
tion will be released in late May, 1974.
Absolute Maximum Ratings*
Temperature Under Bras . . . . •.. O°C to 70°C
Storage Temperature . . . . . .. .. _65°C to +150°C
All Input Of Output Vollage~With respect to the most necat.ve
supply voltage, VSS +25V to -O.3V
Supply Voltages VOD and VSS
With respect to Vas .•.....••...•. +2QV to -0 3V
POwer Dissipation •......•••••.•••..•.•• 1.0W
·COI\'MENT- Stresses above those hsred under "Absolute
Maxrmu-n Raunas'<mav cause permanent oa-neoe to the device,
ThIS IS a stress ra'lng only ana tunct.c-ar ooerenon of the de-
v.ce at tnese or any other cceomoos above those morcated m
the coerar.ooat secuons of tn IS specrt teenon ISoct .rncued, Ell;'
posore to absolute rnexr mum ratIng conditions for extended
canoes may effect del/Ice relIabIlity.
D.C. Characteristics
T A == o'c to +70"C, VOD '" "'12V := 5%, Vee'" +5V := 5%, Vee '" -5V ± 5%, Vss '" OV, unless otherwise noted.
,} ContinuousI Operation
T - 2S'CmA
mA
75Power Supply Current (VCC) during HO LD
Power Supply Current (Vo o ) duo109 HQ .... OI D02
, A
I eC2 Power Supply Current (Vc e) during HOLD i I 73 mA T ey'" 4S0nsI I
18 8 Power Supply Current I I I 1 mA
Symbol Parameter ! Mm. I Typ. I Max. I Unit Test Conditions
Vu,c Clock Input Low Voltage iVss - 1.O I 0.6 I V
V IHC Clock Input High Voltage i lOA I VaD I V
V ,L Input Low Voltage I Vss I 0.8 V IOl == 1.7mAOn Data Bus
V ,H Input High Voltage i 3.3 i Vee I VI IOl'" O.75mA
VOL Output Low Voltage
, i 0.45 I V On All OthersI I
V OH Output High Voltage I 2.4 I I V 10H= 100pA
I DOl Power Supply Current (Vo o l dunnq hOLD
,
I I 60 mA lI
.-
, , I 67
_
_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ --.:.:.:,-o'oc:;,.-
.. \
,r'PC .~,..""... _HLOA -'- -'---,-JI- ~IJ'I
READy
Timing Diagram
'_~_tCY_______________
", __• ~ l
+'< esv ", .'" -r\
., ---I. 1 ~6V _t \L ~I ',-. -'1 'L. _
tOl-~' t.~
. !
26
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A. C. Characteristics
TA'" o°C to 70"C, VOD :: +12V ± 5%, Vee =+5V ± 5%, VBB= -5V ± 5%, Vss = av, unless otherwise noted.
Symbol Parameter Min. Typ. Max. Unit Test Condrtions
'CY Clock Period .48 2.0 ~s
tR1F Clock Rise and Fall Times 50 ns
t., Pulse Width of 01 60 ns
'.2 Pulse Width of t;.l2 220 ns
tOl Clock Delay between 01 and 92 0 ns
'02 Clock Delay between 02 and 9, I 70 ns
tOA Address Output Delay from 62 i I 200 ns
too Data Output Delay from Q2 I 220 ns
'oe Control Signal~t;,)utDelay from 61 i I 120 ns 1 T 2 Landor 9 2 (SYNC, \";R, l'jAIT and HLDAl CL"50pF
, OF OBtN Output Delay from 92 [ 25 i I 140 ns
'03 Clock Delay 0, to 02 i 130 I ns
t o s Data Setup Time to 0, dUring OSIN I 20 I ns
t OH Data Hold Time from 92 during OBIN I tOF I ns,
'RR Ready Reset Time dUring 6 2 i 120 I ns,
t RS Ready Setup Time during 0 2 I 110 ns
t HR Hold Reset Time during 0 2 I 110 ns
'HS Hold Setup Time dUring 02 I 70 ns
tFA Address Delay to Enter Hold State I I 150 ns
'FD Data Delay to Enter Hold State I 150 ns
Capacitance TA" 25'C; Unmeasured PinsGrounded
limit (pFJ
Symbol Test rve. Max.
C. , Clock 1 Capacitance 10 I 20
C.2 Clock ~ Capacitance 10 20
C,N Input Capacitance 4 8
COUT Output Capacitance (Address In High Irnpedance State) 5 10
27
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16. Stack wrlte sub-cycle. •
17. CONDITION CCC
NZ not zero (Z '" 01 OOQ
Z zero (Z == 11 001
NC no CJrry (Cy .. 0) 010
C carry ICY"" 11 011
PO pantv odd (P = 0) 100
PE pa-itv even {P = 1) 101
P plus (S: OJ 110
M minus (5 == 1) 111
18. I/O sco-cvcte: the I/O co-t's B'bit select code is dupfi-
cateo en ada rea II:v:~ fr7 (A,).7) and &15 (Ag. 1S).
19. Output svb-cvcre,
20. Tne txocssscr ~,.:q rernain id:e in the halt state until
an Interrup:. a r",~::t or a hold I~ acce c-e-t. \','ren a hold re-
ouest is e cce cteo. tne CPU e-ue-s tne nCI~ e-cce: attee the
bo!c mcce is t er m.r.ar eo. tr.e o-ocessor returns to the halt
state. Atr e- a reset IS accectec. tne o-ccesscr be-;i,'lsexeco-
t.oo at merroOry tccanon zero. Aft~r an Interrupt is accepted•
the c-oce ssor execnes the ms trvcnon forced onto the data
bus tu~,,!ly arestart instruction).
b
NOTES:
1. Tt.e tirst memorv cycle (1.11) is always an instruction
tc tcb: tnc til It (or only) byte, comairunq the op code, is
fetched during this cycle.
2. It the ~ EADY i-tput from memory IS not high during
T2 of eocn mcrnorv cycle, the ococeuor will enter a wait
state (T'....) until KEADY i. samcteo as high.
3. States T4 and T5 are o-esent. as required, for opera-
nons vn.cn U~ coructeierv int er nal to the CPU. The con-
tents at the interr.;;l bus aurin] T4 e id T5 are cvartacle at
the dat a b~~; t tus IS ui:!sp,;;n:;J for t~S:ln'1 pur po se s only. An
"X" ovootcs that tne state IS pr esent. Out is or,ly used tor
sua) Internal operations as Instruction decooroj.
4. Only r~;ster p.31{S r p > a (registers B and C! or (p= 0
(reg'sters D arid El rr.::Jy be specified.
5. Tnese states are ~ldp~.ed.
t. l;'c"x.ry read sub-cycles; an instruction or data \·...ord
.....ill be read.
7. t..~.emory ~Tite SUb-cycle.
a. T"e READY $19r.;;1 is r,,:>! reou.r ec during the second
.lI."'IO trlrj svb-cvcres (l,~2 J,I)j ~.~31. Toe HOLD SI]r,J,1 is
accecreo Curln;! h' .2 ;:.r·,j ~".3. Tne SYtiC sI:;,...1 is root gene-
ratco ~VI,'1g II. 2: ana ~,~3_ Cur,nj toe eXE-: ...t.cn of DAD,
W,,2 ar,j '.:3 are recu.r ec fer an Internal re-jlster-~it add;
mem;.ry is not referenced.
9. Tne re~ults of tne se arithrr-et.c, lee.cal at rotate in-
s:ru~l::lns zre riot I"'J~e::; into we ace...rn .. tater (A) u"ti[
state TL ot me next .osvuct.on cvc.e. Tnat 15, A i~ toaced
....nne t~.e next inm ...cuon is b~;r,g tetcned: tni s overla ppmq
of cpe-auons ebov.s for faster p-ccesuna.
10. If tne value of u.e least sl;nifl':Jnt 4-b;ts of the accumu-
lator is: or eat er tr~,,1 s~ it rne auol.arv wHY bit IS S2t, 6
is acaed to the accur.ic tat or. If tfn ve: ...e of tne most signifi--
cant -t-b.ts Cit the <lCc<Ji':1 ...rater IS oow qr eater tha. 9, or if
toe csrt v c.t IS sat. 6 ISacceo to toe most s;grllflCJnt -
4-biu of the accumulator.
11. This r ep-esents the first sub-cvcle (the instruction
fetch) of the next instruction cycle.
•
•
2·'"
A
12. If the condition vas met, the ccotcms of the register
pa« I'/Z <Ireoutput on the ')'ldress lines (A()'lS) instead of
tnc contents of the prcjrarn counter (PC).
13. If the condition was not met, sub-cvctcs M4 and M5
arc skipped; the processor instead proceeds Immediately to
the II'IWuctlOn fetch (f,',1) of the next instrucuon cycle.
14. If the condition v-es not met, sub'cycles M2 and M3
are sk.occc: tne proccvsor Instead proceeds Immediately to
tf-e rnstr uction fetch (1.11) of the next instruction cycle,
15. Stack read sub-cycle.
I SSS or OCD I Value I 'p I value
! t, , 111 ! 8 I CO
B " C·')O
'.
0 I 01
C r COl I H 10
D I 010 SP I 11
E I 011
H I 100
L I 1(;;--
•
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APPENDIX C.
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LOW
Ref. 20.
POWER SCHOTTKY TTL
Introduction:
For many years TTL has been the most popular digital
integrated circuit technology. As the average IC
complexity has increased to MSI (medium scale integration)
the cost and size of the power supply and the difficulty
of removing heat dissipated in TTL circuits, have become
increasingly important factors. Recent improvements
in semi-conductor processing have lead to low power
Schottky TTL making it possible not only to reduce TTL
power consumption significantly but also to improve the
speed over that of Standard TTL.
The Schottky Diode:
A Schottky diode, also called a hot carrier diode, offers
two big advantages over the conventional P-N junction
diode - very high speed due to extremely short recovery
time and a substantially lower forward voltage drop for
a given current. (About 300 mV less than a P-N
junction diode) • A Schottky diode is formed by the
metal-to-semiconductor contact at the surface of the semi-
conduct.cr crystal and relies on majority carr iers for
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current transport (minority carriers used in P-N junctions
diodes). Charge storage is negligible and forward-
to-reverse recovery is extremely fast. There are two
classes of metal-semi conductor contacts. Those with
linear characteristics and those with non-linear ones.
The Schottky barrier diode has a non-linear rectifying
characteristic. The linearity is a function of the
metal, the semiconductor and the doping level.
Schottky TTL:
with the use of Schottky diodes, the saturation delay
normally encountered in saturated logic (e.g. TTL) can
be avoided. Saturated logic operates by turning the
transistors either fully on or fully off. The amount
of base current to do this is critical. Too little
will not turn the base current on sufficiently, too much
will drive the transistor into saturation and it will
continue to conduct when the base current has been removed,
until excess charge in the base disappears, usually
through thermal recombination. Conventional TTL
circuits use gold doping to increase the probability of
thermal base-charge recombination thus decreasing satura-
tion delays. This also lowers the transistors current
gain (beta) and makes the circuit less efficient.
A circuit trick, the Baker clamp was developed to over-
come this problem. A diode is connected between the
base and the collector. If the diode has a very low
forward voltage drop it starts conducting when the base
is forward biased with respect to the collector. Excess
current applied to the base flows to the collector and
the transistor only receives the base current necessary
to pull the collector into the "soft saturation" region.
J
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A 16
There is no excess charge and hence saturation delay is
non-existent. The Schottky Barrier diode has the
desirable characteristics for the diode in the Baker
clamp.
These Schottky TTL circuits are very fast, but since em-
phasis is on speed they consume more power than normal
TTL. Low power Schottky TTL consumes one-quarter the
current of conventional TTL and uses Schottky diode clamp-
ing and advanced processing techniques to produce better
switching transistors than TTL.
CIRCUIT CHARACTERISTICS:
While the logic function and base structure of low power
Schottky are the same as TTL, there are also significant
differences.
Input Configuration:
LSTTL is considered part of the TTL family but does not
use the multi-emitter input structure that originally
gave TTL its name. A DTL type input circuit with
Schottky diodes to perform the AND function is employed.
This increases the input breakdown voltage to lSV.
The inputs also have Schottky clamping diodes which terminate
negative going signals and thus minimise ringing. The
effective capacitance of an LSTTL input is approximately
3.3pf.
Unused Inputs:
For best noise immunity and switching speed unused inputs
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should not be left floating.
two ways :-
They can be handled in
A 11
A. Connect unused input to Vcc. No series resistor
is required as in TTL as LSTTL has an input break-
down voltage of about l5V.
B. Connect the unused input to the output of an unused
gate that is forced HIGH.
Unused inputs should not be connected to other inputs of
the same gate as in TTL as AC noise immunity will be
reduced due to increased input capacitance.
Output Configuration:
There are a number of changes in the design of the output
stage of the LS gate which make for more efficient switch,
but the most significant variation from the TTL output is
the Schottky diode in series with the Darlington collector
resistor. This allows the output to be pulled higher
than Vcc, say to lOV, convenient for interfacing to CMOS.
Early designs of LS had the output clamped one diode drop
above Vcc.
The output impedance of LSTTL is closer to the characteris-
tic impedance of the interconnections commonly used with
TTL than standard TTL thus reducing ringing.
Output Waveforms:
The waveform of a rising output signal resembles an
exponential, except that the signal is slightly rounded
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A 18
at the beginning of the rise. Once past this initial
rounded portion, the starting edge rate is approximately
O,4V/nS with a 15 pF load and O,2SV/nS with a SOpF load.
For analytical purposes the waveform can be approximated
by the following expression
V (t) = + 3,7 (1 - exp (-tiT)
where T = 8ns for CL
16nS for CL
=
=
15 pF
50 pF
The falling output signal waveform resembles that part of
cosine wave between 0 and 180 degrees. Fall times
from 90% to 10% are approximately 4.5nS with a 15pF load
and 8,5nS with a SOpF load. Equivalent edge rates are
approximately 0,8 and 0,4 V/nS respectively. For
analytical purposes the output waveform can be approxi-
mated by the following:
V(t) = VOL+l,9u(t} (1 + cos wt} -l,9u (t-a)(.l+cosw(t-u)}
where
u(t} = 0 for t<O
= 1 for t >0
and u(t-a) = 0 for t < a
= 1 for t> a
For t in nanoseconds and CL = 15 pf
a = 7,5 nS
w = 0,42
AC Switching Characteristics:
CL = 50 pf
a = 14 nS
W = 0,23
Low power Schottky gates have an average propagation delay
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of 5nS at a 15 pF load. This increases at approximately
O,lnS/pF. Although some drive capability is lost by
using high value resistors and small transistor geometries
in LSTTL, this is counter balanced by using non-gold doped
transistors with much higher current gain than those in
conventional TTL. At say 200 pf loads LSTTL is still
faster than conventional TTL.
Under static conditions only CMOS uses less power than
LSTTL, but CMOS loses this advantage over a few 100 kHz.
At speeds over 1 MHz, LSTTL is the most efficient logic.
The delay times of LSTTL are very insensitive to tempera-
ture and power supply variations, varying by only 2nS and
lnS respectively over the entire military ranges. In
conventional TTL 6nS variations over temperature range
and several nS over supply voltage range are typical.
A 19
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USE AND
APPENDIX D.
OPERATION OF THE
A <!O
FRONT PANEL UNIT
This appendix describes the two basic functions that can
be performed from the front panel, namely, control of the
microprocessor, and use of the DMA facility.
A. CONTROL OF THE MICROPROCESSOR
This is done by three switches, RUN, STEP and RESET.
Reset:
Depressing this switch generates a HIGH on the RESET
line of the 8080. The line goes LOW again when
the switch is released. While the reset signal
is activated the content of the program counter is
cleared and the instruction register is set to O.
The INTE and HLDA flip flops are also reset. After
the reset the program will start in location 0 in
memory. This is the most convenient way of starting
the processor running.
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Step/Run:
These two switches control the state of the READY
line. When the RUN switch is depressed the READY
line goes HIGH and the processor will run from where-
ever the program counter is at the time. For
initiating a program a RESET then RUN sequence must
be used.
When the STEP switch is depressed the READY line
goes low at the end of the current instruction and
the 8080 enters the WAIT state. Each subsequent
activation of the STEP switch thereafter results in
the execution of one instruction byte. This is
useful for STEPPING through a program, byte by byte,
and observing all information on the busses to debug
either the program or the hardware. After each
step the data and address buses and status bus contain
the information of the next instruction. This is
because the 8080 goes into the WAIT state after the
instruction fetch cycle but before the execution
cycle.
B. FRONT PANEL DMA CHANNEL
It is possible via the front panel direct memory
access (DMA) channel to communicate directly with the
processor's memory.
Write Mode:
When writing into a memory location the following
steps must be performed :-
(1) CONSOLE switch ON - This enables the address
bus and data bus switches.
A 21
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(2) Set up memory address on address bus switches.
(3) Depress LOAD switch This enters the memory
switches in a register.
(4) Set up data or instru~tion on data bus switches.
(5 ) Press WRITE
memory.
The contents are now entered into
The address register is automatically incremented.
This is a useful feature when loading sequential
memory location as only the data bus need be altered
for each new instruction.
Read Mode:
When reading a memory location, the following steps
must be performed :-
(1) Follow steps (1) to (4) for WRITE MODE.
(2) Press READ - The contents of the memory location
will be displayed on the data bus. The next
byte in memory may be read by simply pressing the
READ switch again.
NOTE: (al The CONSOLE switch must be OFF before
attempting to RUN or STEP through a
program.
(b) The DMA facility will not operate if the
processor is in the middle of an output
(OUT) instruction.
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APPENDIX E.
D UA L SLOPE INTEGRATING
ANALOG DIGITAL CONVERTERS
A block diagram of a dQal slope integrating ADC is shown
in fig. 23 A.
The conversion cycle consists of two distinct phases, as
indicated by the QP and down portions of the integrator
o u t.pu t, waveform shown in fig. 23 B: At time t = 0, the
OQtpQt of the integrator is eqQal to the effective com-
paritor threshold voltage, vi. The control logic resets
the COQnter to zero and closes switch Sl which connects
the Qnknown voltage VX to the integratorivPQt. The
voltage Vx is integrated for a fixed time interval (O,Tll
which is established by cOQnting a fixed number of clock
pulses. Although not necessary/it is convenient to
have the number of pulses eqQal to the full scale cOQnt
of 2n in the case of an n-bit counter, so that the
overflow pQlse can be Qsed to trigger sQbseqQent operations.
(llVx dt - vi = ic Vx Tl - Vi1Vo = RC
At time Tl, the integrator outpQt is
Tlj
o
where Vx is the average valQe of Vx over the interval.
The overf.low pQlse from the cOQnter at time Tl tQrns
switch Sl off, and turns switch S2 on, thereby connecting
the reference voltage -Vr to the integrator. The
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output of the integrator during integration of -Vr is
Vo = -Vi + 1RC
t
Vx T 1 S1 - RC
'1'1
Vr dt (z)
The integration continues until the comparitor changes
state. At this time the integrator output voltage is
equal to -Vi so that Eq. (2) becomes
-Vi (3)
where the reference voltage Vr is
Vi's drop out and the
the remaining terms.
input signal
integration
Solving
assumed constant. The
1
constant RC cancels in
for the average of the
If N is the number on the counter at time
N/fc' where f c is the clock frequency.
Zn/fc' Eq. (4) reduces to Vx = Vr :n
(4)
T2 then TZ - Tl =
Since Tl =
(5)
Thus, the average value of the input voltage is proportional
to the number in the counter at time TZ'
The cancellations that take place during the derivation
are of considerable practical importance. The elimina-
tion of Vi in Eq. (3) shows that long term offset drift
has no effect on the accuracy of the converter. Similarly
the clock frequency Fc cancelled out of the final expression
showing that long term frequency variations do not effect
the result.
1The cancellation of the integration constant RC shows
that neither the value of the RC product nor its variation
with time and temperature, affects the operation of the
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converter. This is of considerable practical
significance since low temperature coefficient capacitors
and resistors are expensive components.
Another advantage of an integrating converter when compared
with successive approximation and conventional ramp ADC's
is less noise sensitivity. The other ADC's are noise
sensitive because the comparison takes place between the
instantaneous value of the input signal and reference
voltage. In the dual slope integrating converter the
comparison is between the reference and the time integral
of the input voltage. If a noise perturbation has a
small time integral compared to Vx Tl' it has only a
slight effect on the comparison. In essence the
input signal is being heavily filtered as a result of the
integration. In addition the dual slope integrating
ADC is isolated from the signal source at the time of
comparison since Sl is off. This further decreases
sensitivity to noise on the input signal.
The quantitative measure of noise rejection is derived
by integrating a sine-wave over the converter integration
period. If the rejection ratio Rn is defined as the
attenuation resulting from integration this calculation
results in
Rn = 20 log Tl / RC + 20 log
Sin2 11" T] fn
1f Tl fn
where Tl is the integration time and fn the frequency
of the noise. The first term is a constant and can
be compensated by adjustment of the ADC gain. The
normalized attenuation characteristic is shown in fig. 23 C.
As expected from physical reasoning, the rejection is
infinite when the integration interval is an exact
multiple of the period of the noise.
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Append} ~f._jil
INDUSTRIALIZED MICROPROCESSOR
SYSTEM LOGIC DRAWINGS.
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Appendix F (ii)
DEVELOPMENT SYSTEM
LOGIC DRAWINGS.
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Schottky Bipolar 8212
.1
I- Ie ' .-- r:>l'~.: ',I·oj; ...~ I H'!PUTIOUTPUT PORT
• Fully Parallal 8-Sil D31a
Register and 8uifor
• Service "cquesl Flip-Flop
for Interrupt GCl1cr.::!tion
• Low lnput LOJc1 Currenl-
.25 rnA j.1ax.
• Three! St ..te Outputs
• Outputs Sink 15 rnA
• 3.65V Output Hirh Voltace
lor Dtrect lntortz ce 10 80ao
CPU or 8003 CPU
• Asynchronous Register
Clear
• Replaces Buffers, Latches
and Uultiplexers in I,iicro-
computer Systems
• Reduces System Package
Count
The 8212 input/output port consists of an Bvhit latch with 3-state output buffers along with control and device selection
logic. Also included is a service tecvesr flip-flop for the cenerancn and control of Interrupt!'> to the microprocessor.
The device is rnuturnooe in nature. It can be used to Ir-iotement latches, gated buffers or rnvltlolexers. Thus. all of the ortnci-
pal peripheral and mcut/outoot functions of a microcomputer svstern can be Implemented with this device.
fiN CONFIGURATION
OS, re v"
~o 2 I ..·.T
0', , DI,
00, C DO,
0', , 0',
00, ,
"
:::0,
82120', , 0',
00,
"
DO,
0'. 0',
00. 10 00,
S"
" "
OLR
GNO
" "
os,
•fiN NAMES
~t01
tocic DIAGRAM
::RVICE REQUEST FF
\
f!>Ol,-------+-H
E>0IJ---------,-+I
[9'01. -'--+1
f9 D1s- - - - - - - + +I
. [!>Ot,-------++I
B>0~1-------++I
0>o,.------~-H
f\[SETOAIVER
-,
(ACTIVE lOwl
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SCt-lOTTI('{ BIPOLAR 8212
DOS!IT>
OUTPUT
BUFFER
~Oll-------+-'--
!E>Ols-------..L+I
12>01,--------:-
[[> 0 12 --"''''--'-1
Service Request Flip-Flop
The (SR) flip-flop is used to generate and control
interrupts in microcomputer systems. It is asyn-
chronously set by the tu~ Input (active low). When
the (SR) flip-flop is set it is in the non-interrupting
state.
The output of the (SR) flip-Ilop (0) is coonected to
an inverting input of a "NOR" qate. The.other input
to the "NOR" qate is non-invertlf1'§ and is connected
to the device selection loclc (051 ·082). The output
of the "NOR" gate (INT/-IS active low (interrupting
state) for connectlon to active low input priority
generating circuits.
STB (Strobe)
This input is used as the clock (C) to the data latch
for the input mode MD = 0) and to synchronously
reset the service request fllp.f1oP (SR).
Note that the sn Hip-flop is negative edge triggered.
5-102
051,052 (Device Select)
These 2 inputs are used for device selecbon. When
DS1 is low and DS2 is high (OS1 ·052) the device is
selected. In the selected state the output buffer is
enabled and the service request flip-flop (SR) is
asynchronously set.
Control Logie
The 8212 has control inputs OS1, OS2, MD and
ST8. These inputs are used to control device selec-
tion. data latching, output buffer state and service
request flip-flop.
MD (Mode)
This input is used to control the state of tl"!e output
buffer and to determine the source of the clock input
(e) to the data latch.
When MD is high (output mode) the output buffers
are enabled and the source of clock (C) to the data
latch is from the oevrce selection logic (OSl ·032).
When MO is low (input mode) n1C output buffer state
is determined by the device selection logic (DS1 .
052) and the source of clock (C) to the data latch is
the.S'TB (Strobe) input.
Output Buffer
The outputs of the data latch (0) are connected to
3-state, non-mvertmq cutout buflers. These buffers
have a common control line (EN): this control line
either en aules the buffer to transmit the data from
the outputs of the data latch (0) or disables the
buffer. forcing the output into a high impedance
state. (3 -stare)
This hig'l-im;Jedance state allows the designer to
connect tne 8212 directly onto the microprocessor
bl-dnectlonat data bus.
Functional Description
Data Latch
The 8 flip-flops that make up the data latch are of a
"0" type design. The output (0) of the flip-flop will
follow the data Input (0) wruto the clock input (C) is
high. Latching will occur when the clock (C) returns
low.
The data latch is cleared by an asynchronous reset
input (CLR). (Note: Clock (CI ovences Reset (CLR).)
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SCHOTTKY BIPOLAR B212
008 !IT>
MID>
(ACTIvE LOW/
"
- --, OUTM
I I BUFFER
I
""'-Cj:>-,~'DO, II>
(AC1'lVE LQW)
IT> Ol,-------_+_
@>OI2--------..:~__j
SERViCE REQUEST 1'1'
DEVICE SELECTlO1\~o
-, II -¥1~RD~-("'" \' :
l:}> csa
IT> MO __--"-0
[!> 5T8 __-1-
Service Request Flip-Flop
The (SR) flip-flop is used to generate and control
interrupts in microcomputer systems. It is asyn-
chronously set by the tLf~ Input (active low). When
the (SA) tup-flcp is set it is in the non-interruptinq
state.
The cut put of the (SA) flip-llop (0) is coo neeted to
an inverting input of a "NOR" g~te. The.other input
to the "NOR" nate is non-inve rune and is connected
to the devtce selection logic (051 • DS2). The output
of the "NOR·' gate {INT} IS active low (interrupting
state) for connection to acuvc low input priority
genera:ing circuits.
Conlrol Lcgic -;
The 8212 has control inputs OS1, 082, MD and
ST8. These inauts are used to control device selec-
tion. data latching, output buffer state and service
request flip-flop.
Functional Description
Data Lalch
The 8 flip-flops that make up the data latch are of a
"0" type design. The oulput (Q) of the flip-flop will
follow the data Input (0) while the clock input (C) is
high. Latching will occur when the clock (C) returns
low.
The data latch is cleared by an asynchronous reset
input (CLR). (Note: Clock (C) OverrdesReset (CLR).)
STB (Strobe)
This input is used as the clock (C) to the data latch
for the input mode MO = 0) ar;.d to synchronously
reset the service request thp-Ilop (SR).
Note that the sn Hip-flop is necative edge triggered.
5-102
MO (Mcde)
This input Is used to control the state of the output
buffer and to determine the source of the clock input
(e) to the data latch.
When MD is high (output mode) the output buffers
are enabled and the source of clock (C) to the data
latch is from the oevrce selection logic (OSl ·032).
When MO is low (input mode) n1C output buffer state
is determined by the device selection logic (DS1 •
052) and the source of clock (C) to the data latch is
the.STB (Strobe) input.
Output Buffer
The outputs of the data latch (0) are connected to
3-state, ncn-mverunq cutout buflers. These buffers
have a common control line (EN): this control line
either enaoles the butter to transmit the data from
the outputs of the data latch (0) or disables the
buffer. forcing the output into a high Impedance
state. (3 -state)
This hlqrr-impedance state allows the designer to
connect the 8212 directly onto the microprocessor
bi-directional data bus.
OS1, OS2 (Oe~'ice Select)
These 2 inputs are used for device setect.on. When
DS1 is low and DS2 is high (OS1 . 052) the cevrce is
selected. In the selected state the output buffer is
enabled and the service request flip-flop (SR) is
asynchronously set.
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SILICON GATE eves 5101,5101-3, 5101L, 5101L-3
I,
.,
.. ~
~ i
Absolute Maximum Ratings *
Ambient Temocr atvrc Under Bias .••.. o-c to 70°C
Storage Ternoereture ..••... -6S"'C to +150°C
Voltage On Any Pin
. With Respect to Ground .... -0 3V to Vee +Q,3V
Maximum Power Supply Voltage ••....•.• +7.QV
Power Dissipation •. • ...•......•... 1 Watt
'COMMENT:
Stresses above those listed under "Absolute !vf.}xill)um
Raring" may cause permanent damage to the device. This
is a Stress rarmg only and functional operation of the device
at these or at any other condition above these uidiceted in
the ooersuonst sections of this sooattcetion IS not implied.
Exposure to absolute maximum faring conditions for ex-
tended periods may affect device reliability.
D. C. and Operatinq Characteristics for 5101,5101-3, 5101L, 5101L-3
TA= o°C to 70"C. Vee"" 5V ±5~, unless otherwise specified.
Symbol Parameter Min. Typ.t1! Max. Unit Test Conditions
IU l2! Input Current 5 nA VIN - 0 to 5.25V
I l OH(21 Output High Lcckaqe 1 ~A CE1:: 2.2V. VOUT r vcc
I l OL(21 Output Low Leakage 1 ~A CE 1- 2.2V. VOUT"'O OV
ICC1 Operating Current 9 22 mA
V1N=VCC Except CE1-< 0.01
Outputs Open
IC02 Operating Current 13 21 mA
VIN~2.2V Except CE 1~ 0.01
Outputs Open
5101
Standby Current 0_2 15 ~A V1N - 0 to Vee, Except
'CCL Il l CE2 <; 0 2V
5101-3
Standby Current 1 200 ~A VIN:: 0 to Vee. Exceptlcci, (21 CE2 <; 0 2V
V ,L Input "Low" Voltace ~0_3 0.65 V
V IH Input "High" Voucqe 2.2 Vcc V
VOL Output "Low" vottace 0.4 V IOL - 20mA
VOH Output "High" Voltage 2.4 V IOH '" 1.0mA
low VCC Data Retention Characterlstlcs (For 5101 Land 5101 L-31 T A = 0° C to 70°C
Symbol Parameter Min. Typ.[l1 Max. Unit Test Conditions
VOR Vee for Data Retention 2.0 V
5101L
VOR =2.0Vlccoa Data Retention Current 0.14
""
CE2 <:O.2V
5101L-3
Data Retcrttlon Current VDR =2_0V
1eeOA 0_10 ~A
teOR Chip Deselect to Data Retention 0Time ns
tR Operation Recovery Time tRe l 3l ns
NOTES: 1. Tvctcet values are TA" 25°C and nommaj supply voltaqe. 2. Currenl thrOU'lh all ,nputs and outputs Included in teet,
measurement. 3. tAC = Read Cycle Tune,
LowVee Data Retention Waveforms
Typical leCDR VI. VDR
'00
S101l3
ee
~ eu
~
J ...
" ~ ~
,
e ,
vDJI (VI
2·116
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II
II
Ii
Ii
stucou GATE Cf'JlOS 5101,5101-3. 5101L, 5101L-3
A.C. Characteristics for 5101,5101-3, 5101L, 5101L-3
READ CYCLE TA '" oc to 70 0 e, vee» 5V :t5~~. unless otbcrwtse specified .
.-
T IIISymbol Parameter Min. yp. Max. Unit Test Conditions
tee Head Cycle 650 ns
'A Access Tunc 650 ns
teol Chip Enable {CEll to Output 600 ns (See below)
tC02 Chip En:~I~ (CD) to Output 700 ns
'00 Outout DI$JUe To Output 350 ns
'OF Data Output to HIfJh Z State 0 150 ns
tOH1 Previous RCJrI Dote V2.I,d with 0 nsRespect to Aocness Ch<1nge
tOH2 Previous RCi'd Data VJI,d with 0 nsRespect to Chip Enable
WRITE CYCLE
Symbol Parameter Min. T [11 Max. Unit Test Conditionsvp.
twe Write Cvc!e 650 ns
tAW Write Delay 150 ns
teNt Chip Encbte ((~ 1) To \'Jflle 550 ns (See below)
tew2 Cb.o Enable (CE2l To \',nte 550 ns
'OW Data Setup 400 ns
tOH Data Hold 100 ns
twp V,'rlte Pulse 400 ns
tWR Write Recovery 50 I ns
tos Output Dlsa!..le Setup 150 I ns
A. C. CONDITIONS OF TEST C . '21apacltance' TA • 25'C, f = 'MHz
Input Pulse Levels: .;.0.65 Volt to 2.2 Volt
Input Pulse Rise and Fall TImes. 20nsec
1 TTL Gate and CL :: 100pF
Timing Measurement Peferencc Level'
Output Load:
1.5 Volt
limits {pFl !
Symbol Test
Typ. Max. I
c". Input Capacitance
• 8(All Input Pins) VI"J :: OV
CoUT Output Capacitance VOUT :: OV \ 8 I 12
NOTES' 1. TVPlcal vetoes are for TA : 25° C and nom,n<ll $upplV vOll;oqe. R,W
2. Th,s parameter IS pCrlodlcJlly S<lm(lied anrl rs no! tQOry" tested.
3. 00 may be tied low for sepor ate I/O epeea "on.
4. During the ..... rue cvcte, 00 I~ "h,gh" lor common I/O and
'"cion', care" lor separate I/O opera lion.
'00,---
,~,
OATil.
'N
m
WRITE CYCLE
~"O'-- '0", -J I--
.
,r-I--,
~""l-'" I--
1
'Cal "--I--
- '00_ I1III "t-
-, "~'0,1'1-;,
-- ------- --DAlAOUf
r I VAllO-- ------- --
en
DATI\.
00
Waveforms
READ CYCLE r====:=:.====~1~ -.rAnDAESS --..A f:o..--
00
lCOMMON I/O
'.-
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Appendix G (iii)
PRODUCT D~SCRI?T10N
The MeT6 octo-isolator has two channels for high density applications. For four channel oppllcatlcns, two-packaqes
fit into a standard l6-pln Dl? ..ocket.
At the i,..,put. a GaA;.Ll T:= em iail:!) diode ~~n~rar-~s infrared light prcoorticnct to current oassinq through th~ dl0d~ in
the forward direction. A t the au rou t. a S4(a;un pnototransutor detects and amplifies the photocunent qeoerared In lts
photosensitive base region. Lisht coupling, etectrtcatlv Isolates the input from the outpu t.
•. .••• •• _. 3A
••• ' •••• 100 mW
...•.•• 2mWiC
fE.l\TURES
• Two isolated channels per packaqa
• T ....o pilC\;3~ lit into a 161~oo DIP sccke t
• Same basic !:le<::tricalcharactHistks as Men
• 'SCOvo11 is.olat'On
.50% typIcal ccrrent transfer ratio
APPLICATIONS
• AC Lin?JDigllal logic •••••••• _ Isolate high vOltage tralU,ent~
• Digiu1log'e/Digital Log'c •..•••• Eliminate spurlou .. grounds
• O,g,tallo!;,c/AC Tr.ec COntrol •••• Isolate high votreqe traMl~nls
• Tw,sted pa,r line reee' .... er •••••••• Eliminate 'J,ound loop ~e-:cIlhrOU91
• Tell"phonelTelegraoh hne re..:e"'er••• tso tate hiSh \lolta!;e U;lnS,"'flU
• Hi~h Fre-c.uency PO..... i!f Su~pry
• Feedback COntrol .••••••• _ •• Mai"t~in 110al'''9 ground
• Rela)' ccotoct mon'tor ., .••••• tsotate "oallng o;rounos and trans,enl1
• Power Supply ;/loruror ..•..•.•. Isolate trans'<'nlS
mmA
'0""
5torage Temo",rature -SS"C to 150~C
Opef'atil1'9 Tenlpi.>ralUre-5SoC .0 1COoC
L~ Tem~atute tsold«ong. 10~.l 250"C
OUTPUT TRANSISTOR (i!;)Ch ch armef]
Po..... .,.rdi~,p;H,on 3l2SoC amb,ent •••••• _ • _ • 150 mW
Derate l,nearly from 2S"C ••••••••••••• 2 rnW/QC
Coll~tor Current •••• _ • _ •.•••••••••••. 30 mA
COU?LEO
Input to output br",aio;down \lo\:a<;e .•••• , 1500 vola DC
Total patka£?<!, powH dlss'pation@ 2SoC al""lbi~t ~OO mIN
Derate hn",arly Irom 25°C. • • • • . . • • • •• 533 mW/oC
.~,.-'-K I • C
K l 'i C
-a,
.. ~ s I
~.
"Of~ C.M·S '~f v)c.>noo" ~,,~ 1 , 5. ..-.0 J
INPUT DIODE (~ach channel}
Rated forward current, DC •.•..•.••.•••••
Pea\( rev~se current . . • • . • •• • •••••••••
Peak fOJW(1.d current l1,..s puls.e.
300 pps) •••....•.•••••.
Power d;ssipalioo at 2rS'C <lmb'ent
Dera111 lioe.Hly from 50°C •••••.•
ABSOLUTE MAXIMUM RATINGS
PACKAG':= DI"1=NSIONS AlLOU"~'lSLO"'SI/lllt<Oi£5
:.-
.1
--",,-~,~~-,-- ....."
Ie" 1.0 rnA
Ie -l00PA
VCE'" 10 V
VCE .. 0 v
lliC" 1 nA
IF'" GOmA
I R'" 10 J.!A
VR '" 3.0 V
VF-OV
VF-1V
IF .. 50 mAo SoP...s.ystem
RelativE!' humid.ty .. 40%
V,.o" 500 V
f .. 1 MHl
veE" 10 V. IF '" 10mA
, .. 1 MHl
'e'" 2 rnA, If" 16 rnA
Ie· 2 rnA, Vee'" 10 V. III " 100 n
ns
pF
V
V
nA
"V
n
pF
V
pF
V
KH'
v
V
V
pA
pF
pF
10
1.50
65
13
1 100
S
50
2500
10\1
05
1500
0.4
.40
'50
-
_.
0.7
1.25
S
.001
100
300
10
3.0
30
6
Ravef'S.!!'current
Junction cececueoce
CQU?lEO
DC C;UUilnt tr-an ..f1"t rcuo (IC/lFl
hol<lt'on voltJr,e
hol31'on res-staoce
Irol,n001"l c apecrt ance
Bre.lkdo.....n vol[",>"" - ch~nnel-to-channel
Colp.>c.t.\nCfl h~':'fj~n th~nn,.ls
S"turat,on vall.'!>" - toll"C[or to em,tlp,
B"llfhoot,idth
RiS(" 'tim~. 'all time
OUTPUT TRANSISTOR tl F '" 0)Brea'-l.down VOlt3j:;~, cOII~tOf 10 emj tter
Brea",down \loll.~..., ernitter to ceuecror
LCiI<.l'je current, couectcr to emuter
Cap~lt3nce conectoe to erruttee
ELECTRQ.C?TICAL CHARAC-TER1ST1CS '2~C Ff~ Air Tecnpt"ra·'~re uoress Oth<>fWISil Specrbed)
CHARACTERiSTICS MIN. TYP. MAX. UNITS TEST CONDITlmlS
INPUT DIODE
Thresh-old :olV'ard voltage
Rated forward \lO\t39'!'
R<N~ \lOlI;);,"'oJl
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ELECTRO·OPTICAL CHARACTERiSTICS lCon',)
fJlIl'J.CHARAClERISTICS
SWITCHING TIM[S. OUTPUT TRANSISTOR
Non-sotor.ned r,sl1 tlm~. tau nrne
f'!:>n-5.lluraH·d r'Sd limp., f"l1 time
SaTur<lud turn-Ort rime I{rum 5..0 V to 0.8 Vl
Sa:urnM tur.,..oft nme Itrorn saturation to 2.0 V)
TYP.
2.4
15
5
25
MAX. UNITS TEST CONDITIONS
'c =z 2 mAo 'ICE" 10 V. R L '" roon
Ie"" 2 mA, VeE" 10 V. R L .. 1 xn
RL =2Kf!.IF"15mA
t HL .. 2 Kf!. IF'" 15 rnA
c
TYPICAL ELECTRO-OPTICAL CHARACTERlSnC CURVES (25°C Free Air Temperature Unless Otherwise Specified)
F~re 2 I· V ClJrVein SatuTation Figuftt3 CTR Y$, Forward CurrMt
.2.:14~ 1.02 J45 10 za 40 100
If - fO;lWAROCUflAE"T .. mA 0100
~ 140 r::--""CCT"",rr,-rc,,~
,
o
.~
"
"
zg
~
5
:;:
,
u,
~
1>
III I
WGi'lSTC.t.SE O,=,SIGN FO;l CT;l· 2C"\:
5 10 sc 100
I'",. fORWAROeUA;lENT -rnA C859
~
c t. c
0
•>,
~ •
-c ,c
0 s>
a .,
~ .•,
~~~
2,
~ .t
u
,
> •
",;:;:;C:7::::-",:-",-'m·,~ I I I I I
10 20 30 40 50
VC( - COI.LECTO;'! VOLTAGE _VOl.TS
"'''Figura I I·V CtJrv~of Pnototrsosiuor
(
100 II(
ffl~OUeNCY·.I'l. C~
.. L..LLLllli":--'-U-llliI
..
Fig. 9. Ste.Jdy·StMe AC V(l/~~
Limit of Isola lion Di!'f"ctrlc
I 1t
Il~
-Hi" ,
_I I\! I••};;;Y 1,)/, ~.!Jc. 1/
z»:
II
ICY \ II
.
--
Cli\CUIT
-.,
• If 3)VI'
FjgUTf: 8 Liferim~ vs, Forward
ClJrrfflr (Note 1)
'.'
>",
u
~ 12
g I.
g
<"!
~ .§
,
;-.
•,
Z
o
~§
o
"
•g
.1.2 .s 12 !>102Q 50100
,,_ fORYiAI'O CURRENT _ mil. CSd1
Fi!JUre 5 I-V CvfV~of LED vs, Tempt:r3tUfe
IF_ _Ie
}~<
ere- !f.
"
01 0103Q~O.,u~10 2 345';1310
COl..ll.CTO~CUFl"lENT 'c 1... .t.1 CBol4
FifllJrl! 7 S~Vlrchifl!1 Tim~ Iff.
cotreceor Curre"t
Figure 4 Current Tnn.fef' R.1tio
vs, Temperafllf.
•~ 130 C::'-"--'--"-,-r,-,
t:
<~ 110 I---+-+"'R-'r,+-f---+-J
gso
~ 10 f--~'£'f---+-++-+-f--+-'1
c
~ SO F-c:'---';:;-f---++--+-f---+-J
; 30
~
2
o
z.
NOTES eTR _ eTA
1. f'JorlTlahtro eTR d~.:'ld,)lion__--"',,==-_
CTR
o
2. For more "ppllcations detail. see AppliC3tion Not~ H,Jf1{lbool(.
(
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Appendix G (iv)
c ------
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;
t
."~'JT
x INDICATES NO PIN
lERO G~I"
.0.0, AOJ.
INPUT/OUTPUT CONNECTIONS
"-1"--"
·SVOlT ~~~
"'......~~ '.. Ci"O
., ~
'JlR.u~EL OAT~ OUT
ISEE IN~Ul,OUT1'UT CO"~ECTlO" TAGlE)
!'v1ECHAN1CAL DI~.1ENS'ONS
INCHES IMtM
...
.
FEATURES
~ 4 Wire Ratiometric Operation
~ Single +5V Power Requirement
~ Differential Inputs
~ 40 dB Normal Mc~':! Noise Rejection
I>70 dB Common Mode Beiectlon
... Binary or BCD Cooing
GENERAL DESCRIPTION
The ADC-ER series dual slope AID con-
verters feature ret.omemc operation pow-
ered by a s.ngle +5 volt lo;,c supply. Four.
wire dIfferential Inputs g've hll;h com-
mon mode rejection w.th the useful capabil-
ity of operating wIth Input s'gnal and
external reference at different common
mode levers, the external reference voltage
can be varied over :cSO"\. of ncrmnat refer-
ence value. In addition, the convers.on time
can be externally adJu~-~d to II 50 or 60 Hz
period to give 40 dB m •-nrnum normal rna;
~iection of AC power hne norse.
This serres is available in 5 different models
with resolutions of 8. 10. or 12 binary bits
and sign and 2·112 or 3-1/2 BCD digits and
sign. Important eocncanons for these con-
verters Include test and mstrurnentatrcn
systems and Signal conversrcn at transducer
jccenoos. Other operating features include
• gated clock output VIolth a counter reset
ectse for transmittmg data to an external
counter. an internal start pulse generator
with externally adlustable rate; and a
-5VDC power output supplymg up to SmA
for externally powering a transducer bridge
or auxiliary amplifier.
( ., This combination of features makes the
ADC·ER an extremely versatile A/Q con-
verter for systems applications It contains
an internal pr ecmon reference of lV for
binary models and ZV for BCD models
which IS used for normal, n cn-ratlometrlc
operation. In ratiometric operation the Ifl-
put switches between input Signal and ex-
ternal reference dUTIng the ccnverstcn cycle.
Full scale Input Signal is tl V for binary and
'j:2V for BCD, the ITlDUt common mode
voltage range is ±3V.
The exreroer reference voltage range is 0.5
to 1.5V for binary models and 1 to 3V for
BCD models Common mode rejection for
both signal and refereoce Inputs IS 70 dB
minimum. Optimum normal mode AC line
noise rejection IS achieved by external ad-
justment of the clock trequencv to syn-
chronize the signal inteqratlon time to either
50 Hz or 60 Hz line period. Sign-magnitude
coding IS used In all models.
Input power requrrament ts ...SV[ C at
250mA maximum and the module size IS a
low profile 4 )( 2 x 0.4 inches.
(
on.
Un
iv
rsi
ty 
of 
Ca
pe
 To
wn
• !
-
"
ELECTRICAL CHAI~,'CTERISTlCS:
-
These specd:C<l'llom C;;J"LV lor Vs = .!15V, --25,'C < TA < t85 C for 01, Q2 and Nt devices; O"C .;;;; TA .(;, +70"C; {or Q3, 04,
11 and 12 d€\'I«(S, un'c-s ott.crw.se specified
FARA\'=:TER
---J CO\')iTIQNS r.'IN TVP M~X UNITS
-
~
ReSQ1u\'on I 10 10 10 bits
linearity "A" Opl,O'1 (;: ., L$8 -10 brts l - - 005 % IFS
"B" op"on (:'.'~ esc -9 bus I
- -
0,1 % IFS
"C oouoo l= ',lS3-Sb,ls} - - 0,2 % IFS
"D opuo.... l:: '_ lS3 -8 bIts) - - 03 o{, I FS
Full Scale T'er-ipco of Irs "A" cotton - - 15 ppm(e
"8" OP\LOI1 - - 30 ppm/oC
"C" opt.on - - 60 pprn/oe
"0" option - - 120 ppmtc
!F'), avartabte 1,"~a"lY!:e"'p,:o combma-
t'0'"l5, see OH.!"Ofn; 1'l'Of1T'3t,Clnl
Settl'ng T.oT:e T A ~ ~S-C. to 0 03-,
-
- 375 ns
TA = 2S"C. toO.1<, - - 300 n.
T A ~ 25~C, toO 2'0 - - 225
"
T A ~25'C.to04°~ - - 150 ns
TA =2S'C.to08~ - I - 100 ns
F\,lli Sc ate O"t:J"'~ Voitap Co-v.ect FS ,lc:l.;~ to V- I10V ;-"\,;,d,,'s «n. 03. T1, Nll 10
-
11.1 V
5V ~.'()(J~iS 10.2. 04. T2, Nl1 5 - 555 V!
,!...r:'l.\S ;~i)'a~t"e JOjustJ!:l",t" to ~"'3Ct
100 \5 OlV ",th a :"C'o!2 trrrnoot between
FS AdlJ.t a-u V- I
Ze-c Scare O .... tout VOi:1q~
-
,
- I Q aDG 4 0 FS
Loq.c Inputs Measured \.·;:th respect to output pm
H'gh 2,1 -
-
V
Low
-
-
0,7 V
.
LogiC l"'put C:Jrrent. , V IN ~ 0 10 +6V - - 5 ~A,
Each Input I
Lag,e Input Bcc-sraoce V
,N ",Oto~6V - 3 - MI1
Lo;« Input Caoac.tanre I - 2 - pF
Output Resrs t ence
- 100 - kl1
Output Cacec.tance
- 13 - pF
Aopuco Po.ver svcones
V. Lincanly w't.'1ln specrhcatroo .6
- "8 V
v- 11"'.'Jfltv W'\"ln ~;~':Cd,,:;)l,()n --0
-
-18 V
POWf'fSupply R"l"c!lcm Vs - :!"GVto:t.1BIJ - - 0.Ql 'tsp er %
PO"J'lr Comumpl'on
01,02, Nl mock Is Vs '" ±6V - 80 100 mW
Vs=±15V - 200 250 mW
os. 04, Tl, T2 mvdr)ls Vs~115V
- 200 300 mW
A1MDAC10013 &- 10 BIT rc 0':'\ CONVFRTFR SEf1lfS
PAGe 3
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ADC ER8S/1GS!12B ADC-E R3D/l0D!12D
1. BothINPUTS (BINARY' mCOI analog mpu t Signal ,,0 external
Analog Input Range reference look .ruo Identical dtfferenttal )...... s tv ~2V Inputs With an electronic swrtch SWltchlnaReference Input Range
.. . ... +0.5 to +'_5V +1 to +3V between 'h, two dunng the iInput Overvotraqe, no damage
·
conversion
... ... :20V
cycle. A bias current of tvPIt:ally 45nAInput Impedance. both Inputs ... .. . 103 r.1eg. min.
·Input Bias Current, both mputs 45nA tvp., 500 nA malt.
·
Itows out of the Input terminals and must
...
· . be returned '0 ground. For Single-ended ,Common Mode Input Range .. ...... t3V rrnn. •
CommOn Mode Rejectron, DC.60Hl. 70 es nun. • opera'nnn Analog LO and either reference :· . Input should be connected '0 AnalogNormal Mode Rejection. 50 or 60Hz 40 de min.
·
I· . Ground Only one reference is required lor
Start Conversion . . . . . . . . . . . .
·.
2V min. to 5.5V max. pes.nve pulse either p clantv 01 analog Input. ,,
w.th dueation of 100 "sec. min. Z Zero adjustment u eeo.nred tor either
Logic "1" resets ~on verier r.anornetrrc or normal operation. but the
Logic "0" rrutiates conversron gain adjustment IS required only lor nor-
lOil(f,ng· 1 TTL load mal operatro n (using Internal reference) or ,
epoucat.ons where the internally trtrnmed
OUTPUTS accuracy of a 1°" ISmsufhcreot
Parallel Output Data 8/12 parallel lines a OptImum normal mode norse rejection tor :............. 8/10/12 parallel
IUles· and overrange AC I'Re frequencies IS obtained b'l axter- ,
"a'ly acjustmq the dock frequency to give
Output data held until next start convert pulse. a s,g""31 mteeranon t.rne equal to the lin"·, ;
VOUI("0") .:;;; +O_4V frequency period of 50 or 60 Hz. Th,s
-
!Vout (•"l"] ;.;.+2..4V most ees-tv done by uSing a d,gltal counter
lc.ading: 6 TTL 'oads connected to the Clock Output (pin 46).
Sign - if normal mode norse IS negllg<ble or of..................... . . Output HI for pcaruve input
nigh freouencv. the adjustment rs notLoading: 10 TTL loads
Overload Output HI toe e input> fS necessary. Fm short term measurements.......... ........ . 0.1"'0 ofE.O.C. (Status) •••••••• Output HI during reset and converSIon .::nd LO " adjustment to Within line......... perrod can be achieved, resuitlng In 60 dB
when ecnversrcn is complete
Loading: 4 TTL loads of rejectrort. Fo' longer term measure-
Gated Clock Outpul pulse train gIving: menrs, both lille frequency ,,0 clock................. frequency drift 511ghtly and a more reason.
N+~096 pulses N+2000 pulses able match to Within 1'0 results In 40 cB
where N is co.,verted count
rejec t.on.
4. Tt,e start rate adjustment allows cpa-at-
loading: 8 TTL loads 1Il9 at an Internally set rate of 2 ccnver-Cou nter Reset ................. Pulse HI tor resett,ng external counters or at faster rates up to 23,'sec
loadmg· 4 TTL loads
stons-sec.
Clock Output ................. Continuous clock pulses mth nominal frequency
of 100 kHz ORDERING INFORMATION
loading: 1 TTL load
Start Output ................. Internally gener?'ed , 00 nsec, start convert ADC-ER-r-
pulse at 2/Sf!.c.Can be externally adjusted NO. Of errs & COD1~JG
for faster rate.
-
Power Output -SVOC o!.:%@SmA max. 8B' 8 Bm&ry Bits ',
'" .
............ . 108 -10 B'nary Bits ./
PERFORMANCE 12B m 12 BInary Bits
·
80 ~ 2';, BCD0 gltl IError, max••••••• . .. . .. . . .. ... .05% Reading ±f count · 120'" 3;-; BCD Dlg,tsgesctcncn ................... 8fl0112 Bits 2',1,/3)1" Digits
Coding ..................... Slgn·Mag. Binary Sign-Mag. BCD PRICES 11-9J
Temp. CoeH. of Gain, converter ••••••• :'::Sppmf'C max.
·
--.;-.- ADC-ER86 ••...• $79.00 'l'
Temp. ccett. of Gain, reference •••••• =.30ppmtC max.
·
ADC·ER10B •••.•. SSg.oo
Temp. ccett. of Zero ............. :'::3!hVtC max.
·
ADC·ER12B ••.•.• S99.oo
Internal Reference .•••••••••••••• 1V ~.'% 2V ±Q.'% AOC-ER3D • ...•. 579.00
Power Supply RejectIon .0'%/% max.
·
ADC·ER12D ••••.. $99.00
'" .
...... .
ConversIon Time. 60Hz period ....... 76.6 msee. max. 43.3 msec. max. Matmg S..,Cl<lltS· Oll5-2 t4!modulel 5S,OC/palr
50Hz period ...... . 9Q.OmseCo max.. 50.0 msac, milx. Tnmrrung PotentiOmllters.
Warm Up Time ••••••••• , ....... 5 minutes
·
TP1 OOK,. TP1OK at $3.00 each
POWER REQUIREMENT -+5.OVDC ±5% @250mAmax. Fo' el<len.ded temperature ranile o peranoo, ~hp,lalloWlng suf!'l<es are adrtec 10 tbe model number.
PHYSICAL· ENVIRONMENTAL
Consult factory for prlcm" :"d delivery.
Operating Temperature Range ....... O°Cto 70°C
·
·EX _25" to +85'C operation
Storage Temperature Range -SSoC to +8S"C
·
-EXX·HS -55'C to +8S'C ooercncn w,th her-
........
mencattv sealed sem,conductor com-
Relative. Humidity •••.••••••••••• Upto '00% nOOt--Condcnsing portents,
case Size ................... 4 X 2 X 0.4 Inches 001.6 X 50.8 X '0.2 mml The ADC·ER SeT'\!5 Converters are covered by GSA
Case Material ................. Bleck diallvl phtbalate per MIL·M·14 Contr~ctNo. G5-005-27\'159, FSC Group 66. Part II
PIns ....................... .020" round, goW plated••200" Ig. min. Section U. period 3-1·75 IhfOU~ll 2-29-76.
Weight ..................... 4 oz. max. 1114 g.)
"Spectficatrons same as first column.
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tSCD) or 13 sec IS,nary) by external
adjustment To operate v-rth the mtemat
start convert, pin 41 must be connected to
pin 48 The converter may also be star ted
externally by means of a 100 r-scc. min.
Start convert pulse applied directly to pm
4B.
EOC
(STATUS'
'When svnchrcruzed to 60 Hz period. For 50 Hz pence: T'" 50.0 msec. (BCD)
T = 90.0 msec. (8ml
Cf)UNT[R
RESET
S. The -5V power output from the converter
may be used to power a tr ansducer br luge
or an eux.tia-v tnpu t arrouner such as
p.A776, U!1303, or 4250 In coruunct.on
with the +5V Input power The 5mA
rnaxrrnurn Output should not be exceeded
or it Will affect the operation of the
converter. ThiS output is short creon
protected to ground but should nor under
any csrcumsrooce be connected to +5Vor
any Other power supply output 'la/rage
since damage to the convener V'.I1/1 result,
The -5V Output 13 regulated to gIve a
Constant lOV difference With respect to
the +5V power mpu t With a typical
tempco of ::!:.100ppm'~C.
6. Analog mputs ex ceedroq the ~5V supply
voltage, althoug~ they wlil not cause any
damage up to ::20V, Will cause the Input
switch to rnatfu octroo Th,s Will cause the
overload output to remain high and the
sign Output may be mvahd If Inputs
exceedmg :-5V are to be encountered m an
application, It 15 recommended that clamp-
ing diodes be used from the Inputs to :.5V.
Overload recoveev time, TOL' after a ::5V
Input overload IS 30 rnsec. for all BCD
models and 50 rr-sec. for all bmarv models.
See tlf'Tlmg d'agram
GATED
CLOCK
OVERLOAD
SIGN
I
I
I
I
I
I
I
I
I
I
I
I
I
I CATA OUTPUTS
l....- ZERO
OAT A OUTPUTS COUNTI NG I OATAOUT IVALID & \-tELD
I
; ,I
I,
i
I
i
f
~'-~---'-"-'---- --- --
BCD CODING
.. --.--~--- ~--~- .- ~-'-----'-----~~----" .-------->- -
SCALE
FS-l LSD
3/4 FS
1/2 FS
1/2 FS·l LSD
1/4 FS
lLSD
o
BINARY CODING
21/2 DIGIT
INPUT 1=) OUTPUTCQDE
1.99V 1 1001 1001
1.50Y 10101 0000
1.00V 1 OOCo 0000
0.g9V 010011001
0.50V 001010000
0.01 V 00000 0001
D.OOV 00000 0000
31/2 DIGIT
Ii\aPUT (±) OUTPUT CODE
1.999V 1 1001 1001 1001
1.500V 1 0101 0000 COOO
1.000V 1 000000000000
0.999V 010011001 1001
0,500V 00101 0000 0000
0.001 V 00000 0000 0001
O.OOOV 000000000 0000
SCALE
8 BIT 1081T 12 BIT
INPUT (±j CODE INPUT (±) CODE INPUT (:::l CODE
I FS·l LSB .996V 1111 1111 .99QOV 1111 1111 11 .9997GV 1111111111117/B FS .875V 11100000 a7S0Y 1110000000 .87500V 1110 0000 0000
3/4 FS .750V 11000000 .750QV 1100 0000 00 .75000V 1100 0000 0000
1/2 FS .500V 1000 0000 ,SODOV 1000000000 .500DDV 1000 0000 0000
1/4 FS .25QV 0100 0000 ,250DV 01000000 00 .2500DV 01000000 DODO
l/B FS .125V 00100000 .1250V 0010 COOO 00 .12500V 00' Q0000 0000
1 LSB .OQ4V 00000001 .0010V 0000 0000 01 ,00024'/ 0000 0000 0001
0 .OOOV 00000000 .OOOOV 0000 0000 00 .OOOOOV 0000 0000 0000
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STANDARD CONNECTIONS AND CALIBRATION
C,X. OUT .. .J-\---''-_ TO '.tC~H,,<:Y
SW1,. .. o- ~;~:~":,;o~
""'·".'_JH;1I0~
,,",Jl.JST~..T
I "'
STA.T"""C"~f!
•.'~"'. ,,:~,;~~!.-
noc>::'""'~E~YfO.
O!'T'''''-''~{)'''''''''''ODE
~:J,H"eJt~.,."",
I ....., ~)H,
.cc ,x;.~, '''''"'
• ~ ,m"'", .7.t ... ~,
CALIBRATiON
1 Connect Itle convUll!' as sl'lo"", ,n lhe a.'<9am Allow a 5 m,nute Wllrm-up before
mak,ng f'nal i'drostments.
2. Ze,o Adjllst"",nt. Sho'l togelher An<#~ III HI IpJn 5), Analog In LO (p,n 31. and
Ana:og Ground Ip,n tL Au!,..!'! 2~'O \" ......,,"·9 potentiometer to o~ta", BfltC~ertng
Sign Ipln 72) and 109'C Ie," o~ all p<rdl'~ data oulPUI lines
3. G~ln Adjustment. ApfJly a p'«;,!ron rt>i~nce ,nput VCII~"" between Analog In HI
(pin 5) snd An~lo9 In LO (pIn 3) ",.1:+Il~.e latter CQn"eCl~d 10 Analog GrOlJnd
tp,n 1) Set the preco.. on reference la <II"'ohage ncar full :;cale (Sl'~ codIng lablesl
end adjust the ga'" t"mmlng potenf.<l'<flEter w g've Ihe correct d,g'lal output
code.
NOTE: The gaIn. adlustment IS In~........·ly t"mmed to ""thm !O 1% accuracy If
th,s accuracy" ""fI,c'ent, then p.n 3C)$.~ld be lelt o,.,en. The 9",n adluUment Ii
not neces<ary for 'iI(.ometT" oparanan-.
ADJUSTMENT OF CLOCK FREQUENCY AND START RATE
1. To otlt,,'n oot'mum nor'1"l,,1 "'oele no.!'.e w"wct,on at e,ther SO Or 60 Hz, the C'ock
Freque :y Ad:ust potent,ometer sno....of be ad,uSled 10 g,~e t-e appropr,ate clock
frequency sxo...n '" the ta:.><e Th...s """''!i1 eas.ly do~e u<onga !reauen<:y counter
connected to the ClOCk Out Ip." 401- A:~:>ugh a 200f( ad,u5tment pot"nl'ometer
gM~S a full ra"~ of a.d,ustment. mos, ~CUrale aClultm"nt ,s ad'l'~ed by a 10K
lrtmm'"g potent,ome:", In se',,,. v>1ft> "" ~;>oroprlateIt~ed 'IS'Sler volue
2 The ,nternal su,t ~ul;. glneralor O;:JE'C"''''' .t a no,.",nal fate of 2 po...l;e;I~Ond
....'Ih nO coer-ecnce 10 pm 39 To I=~~ t ..... ,O"",n;,on rale a resistor may be
connected as shown from pm 39 10 -5"J ti ,llustrated on Ihe calobramm d'~"lIrn
"\
!
RATIOMETRIC OPERATION USING WITH BRIDGE TRANSDUCER
EXCITED BY5V SUPPLY
'-----f-<> 111£1'0 aoJ
)
PUT'uT _~ " 1!DtllCO 3"~ .....
v•••
'!..::!."_~'2"'1.~
45VOC 3€ .5'1 IN
roo :)l PWRGND
, o :l2-svOUT
BRIDGE
o ;JO GAIN ,lDJ
TRANSDUCER c 2ll"REF OUT (
:
o 26-REf OUT
IV (9·REf IN ;f--e 7 -REf l>j5 A"'ALOG IN HI3ANAtOG IN to
.~~,..
J< ....~GND
t-o J:(·5~OUT
o 3:lc..o'''OoDI.
o a_~E' OUT
o :IIi_REf out
USING WITH BRIDGE TRANSDUCER AND-SV OUTPUT
TO 1,11 NIMI ZE INPUT COMI.lON-MODE VOLTAGE
DRIVING AN EXTERNAL COUNTER
WITH THE GATED CLOCK & COUNTER RESET
'-----f--+---O'-AEf IN
'--+---<> 1 >fiEF Ui
L ~======t:6A1lAlOG IN HI3ANAlOG IN to
rwecc Mod.I, A, "1'I.-2A,
fOl 8' .....y Moorls- fl,. A,••.5A,
-- -}
)
<
~::!I!',:::q:11!1I
'OG'C E~D
;.;;.:! ll~E
TOE"E~Ml
COU"'ER
'o~ 'E"01"SG~EATEII
, ...... ],r\lSE "".
OIl'VE~'AT AD<; lill
)
.:»
BULLETIN AER·L105045f15
PRICES AND SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE
1020 TURNPIKE STR£ET, CANTON, MASS. 02021 Tel. (617) 878·8000 nvx: 710.348·0135 TELE X: 924461
(714) 835·2751
(4081 733-2424
(213)933·7256
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..... J j , ',1 T
1: j C
C ': ,\X
-0 <: J C
...
c .,; ',1
" ~". r ..
, '~ .1') 1 .1
".1.1
r,e:' I, J : ,r
(:Ilt Jr",' 2r;,! I -rurr.o cr· :::F '; are pro.',Qe::1 t. arrow COllm,l3-
~')" elf Pi, ~"'i; L"orrn.J:"~ce r~~IQ
1'", ~ ",_,' ~'~:'.. .',J~ Or-'I2tJllOg ternjYfature range. low cower
(',jl '.' I':" ,1 ~ ld ... ~i") 1(:.'';):Jlllty CO.l'~r:JetIO" make it-a
,~, . ',),-'11'::: : J ,~ JI tor (""~'SI: -rc ecr.r.c at O"'·~. v: t'l \'ll-·"j-325· 0
[-rC-" /', ,'',1,'1 ,,~,(~ LOI'( cost 0 '!+70'C verstcns ere available
,rr "', ,.n~·y;:"" l..:~~' In ser vc ~O~>ltJonJr1g svstoms. XvY p'otrers,
Cf-~T -n- :'''', prc::;:'Jif;r;l:.bic: POW",f supptrers. analog rr-eter
r,,'";,~,'-:l~ C:'I,-,-s, w~':'::;,jrl.l qcocretors and Hi hili-! scceo
;~,. llos 10 C',?, r~1 converters
-_._---------------,
r
.._0." _"
:::''",,".1
{MJOVE PIN OUT Af'PLJES FOR or.
0],03,04, T1 ,.... T7 P/\CKAGt:SI
J,'", ~".J f)"()l''lh an a<Jv,lnv"d
4"1'}...CI. ~ c <l...,."anlc.:a fO rn",!'! l'; ,,'. '-' 1...--.-... ;l ~f">. ;"~,- ':."i /'f" :~ ~'~,'\ ~ ~ IS ·11,~,~:~. :",,~. ,~J;'.~_l/N"':;O, d 'U,~A"·L:"U
I
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Appendix G (v)
TECHNICAL S?ECIFlCATIONS NOVEMBER 1973
~- "~ 117"', ~ ~ "7 ';~H t,: ~ ,:', r; ~ "':;
.. ~_.:.: i:.li","->; .: ':u i'1i.~\I.' ... l..lJ\.Jc>.
~,.,.,., If"" .... ' .. ,.......~.. ri,--.".
G·,-,:~,i 'J :::~l i L:~l
FEATURES:
D COMPLETE ••............ INCLUDCS REFEREr-.'CE,
CURRENT SOURC:=S LAlJD~R. S\'.\TCP.ES
o CO~~';?ACT 16 PIN Dl? OR ;:., H0l FLA rj1ACi~
o CO~'?AT1SLE ......•.... TTL. OTL LOGIC LEVELS
~ LOW PO\':,lER •.....••••••.•...• [lOrnW TV? AT ±6V
Cd \":IOE SU?PLY R;'.l,tJGE .•...•.....•.. ±6V TO ±18V
D FAST SETTLlf\~G .... 225r.S (S BITS), 375nS (10 BITS)
Q 8 & 10 BIT ~.~ODELS ........•... : \"'lDE CHOICE OF
SPECIFICATlO"JS
&2 FLEXiBLE H!GH SPEED Q-2m/\. OUTPUT
D RELIABLE 'OO~; PQ!,','ER BUR:\:·lfJ G 12S;C
D STABLE .•..•.•..... TE\1PCOS TO ~15PP.','fc l"'~AX
D HIGH LINEARITY, . TO O.05~;, ~.,;.,X. -25 ~C TO +85~C
D \\'IDE OPERATING TE~1P RANGE ..• -55~/+125:0 A~;D
0"1+70"C
r---- _.. - - -'~-"""""~~--'---' _. ~~...-.~~-.----,
'·-l
i
j
;
,
j
1
I
GENERAL DESCRIPTION
The AI~,',DAC 1OD Serli:S are complete 10 bit resolun on Di jrtal.
to-Analog cooverters C,Jf,SHUC,C(J on two rncnol .. ;:hlc cI'IOS In a
slOgl~ 16 PIn 01 P or 2~ ;:'1'11:3tP3Ck. Fez,t..:rinJ exceuen t nneantv
vs , temperature oer rorroaoce. the AI:.' DJ\C 100 .ncluoes a low
tempco voltage reference, 10 current source/sw.tcnes and a
high stability thm-f.Im R-2q IJcJ2r retvvor k. r.lax-mum ancu-
cation Ilex.bihtv IS provided by the: f ast current output, a-id
matched bipolar offset and feedback r,,~IS!O"S are included for
use with an exrcroat op arne for votta-u cutout aPDI,c::d,o;"ls.
Although all units have 10 lxt rcsotur.on. a wroo enoree of
tineantv and tempeo ent-e-rs are provided tn allow oonrnrza-
tion of price/performance reno.
The sm.J1I Size, wide operatmq temperature range, 10..... power
consumruion and h,~h reuabrhtv coru trucuon make tt-e
A\MDACl CO ideal for aeroscace eocucanons. ".:r''l:\lI L·~,i·325·0
orocessloq avarlable , Low cast O""/+70:;C veruoos are available
for all industnal reo-nrernents.Aooncaaons for the AI:>\ OAC 1CO
series include use In servo-positioning systems, X·Y planers,
CRT ,:k"IJYs, orocrernmebre power suppliers, analog meter
rnoverncnt drtvers. wav~f:jrr;"l generators and in hi;h soceo
Aoaloq-to-Drq.ta! converters.
SlfllPLlFIED SCHEMATIC "I,D PIN CmH,ECTION DIAGRAM (DUAL-I:',LINE PACKAGES)
! •
{AUOVE PIN OUT APPLIES FOR 01,
01.03,04, TI f, T? PII.CKAC'i\-.Sl
."f•
'."
,.1
••.,..'0'".'·.00.'''.'''' "
''''''.'' c.',., ..
,"",yOo,· •.. '.n' ...
",,<>.~Gl 0''''''''
~__- -_.'G'''' cO<o '••".,I-·-------=---~
.J ,.Y. ,.1, ). .J J. .1 J.
..i~: l~lt~]l·~,.'Blti:
..-., -",:::=•.J
.. ' ..
.. ~~~, l.~,-~ ~~ I,~l ,", !]~ -, j
l ',ilI .. ' ,j .; .../
I 1"'.",
J.
L...._.__~ •
The premium performance of It\lS produr-t is acu-cv..rJ t1uo\1qh an auv.1n(.r;,J
proce:;sln'l tccbnctcqv . All PruclSlon Mon<)lIth,c5 products arc g....llan1C~d 10 meet
or excer-d p",L',stled soec.nceucos.
'---------------------',-
•
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AI'ltDAC100 88< 10 BIT rc ot»: CQrNFRHR SERIES
GENERAL INFORi',lATION:
1. The Al!'v~DAC1Qa sert-s are dllJIL~! to·,m"lo~ current con-
verters; voltcqo O'J:~':JtS r.VI'{ be CJ,':'! :!I'~:err~nt'2d by usmg
an external opcrar u~;:;l <Jm;:.l,f'~r \':'1., uc ;;lLln,,~lv pro\ll(.bd
feedback resistor. F(.'r ctantv end (0'1"",nl'·"'C';. most spec.Ilea-
tions will refcrenc~ full -cz.te G,Jt~L:t vr.r; j:!~ rather tb an bll
scale output current, assuro.nq <'11 "IC<:3\" oo a-np h2S been
utilized for conversion.
2. The logic cod.r-q '.Js.~d for dri'."ng :!l£' !\lr:Dfl.C 100 shoold
be comole~cnt<lrv b.oarv or ottsct CCmci2rT''':-,ldry binary to
obtain unlpotar aNI b.octar enato-j ovuxos. resp-cnvetv.
case line3rity and full-scale ten-pee combination options. All
devices have 10 bits of resolution; the linearity options of
O.05~;, D.l?..>, 0 2';'; and O.3:~ guarantee monotomc operation
for resolutions of 10,9, 8, and 7 bits respecnvctv. When less
than the full 10 bits are unhzed. the unused logic Inputs must
be connected to a "high" logic level.
4. AI(l,~DAC lOa devices In 01, 02 and Nl packcqes receive
man'! of the 100~o orocesnnq steps specrhed by r,1IL·r.1·38S10,
Including visual inspection per 883·20101 Band 96 hours of
burn-In at -t12S'C Devices completely processed in com-
chance with 35510 levels A and Bare avarleb!e All AI1>,1DAC 100
devrces scacrfrcd tor O>C to +70" operation receive at least 72
hours or oure-m.
-,,
III
,
I
ABSOLUTE i:1 c.X!:,~U~.1 R.!\TIf'!GS:
v+ SupplV to v- Su:,ply o to +36',1 Operannq 'r erooeraw-e R<:nge
Q1, Q2 and N Packages {Note 2) -55?C to +12,;)°CV+ Supply to Output o to +16V
O°C to +70°CQ3, Q4 and T Packages
V- Suoply to OutOlot oto -18'1 Storage Terpperature Range
lO:l'c Inputs to C"'~'."lut -BV to t6'J Q and N Plcka;es -6S0Cto tl500C
T p",:::ka;~ _55°C 10 t125°C
t.ce-c Ir-cuts to V+ Sl.Jpply (NOte 1)
-laV toOV
Lead Tempera ture jSoldef'ngl
Log.cs l"'p:.l1s to v- ~'..J,-:::;ly {~Jol~ 11 o to +13V a a..,d N Packaqes t300~C (60 sed
PO.·."'r D'~S'{Btl')n I\: n~ 21 :::0:),"";''''' T PJC~~;~S t260°(10 sect
NOTES:
1. Ir""POI raot- see Ac;:,1 cane-is secuce for "I·.:)(;T'Jt,on en ,m 2, RalLng acrn.cs to 3:r,t,ent ternoeretur e of lOO?C. Above tOO~C,
prco~r ooosr 5U('~':" 'I:::-,C r-rr.ut c:<"1~,~ H'O"lS derate at 10c:1~'i/?C.
PI:'II COc:~:oCTIO':S: (TO? VIEW)
"J I r-:::::." '--'
'0' .".. • .10",.. . '.' .....OJ...._ ," ,- I--, .,.•....... , ... ..- t-.,." •'I" " .'. .. .- 1--,...."Tt' ••.• 0':,- ~o.'"',. "I" .... ,- \--.T........,."" .co," I""C«-&.., ••"t- f-.«
0'" ._ 0.'.
., '. .<'"~:::=J L'::::::"
". '. " '"
ll· ...'.t."" '''-''''' ~. p,,. fct"_tC, I" ,elf,,)
Q1, 02. Q3. 04, T1, 12 Nl,
,
ORDERING 1~~ FOR~,~AT1ON:
AI~iJAC'aO d-!,IC'?'
'"
'l.Vd,lao,e '0 a v·.,c~ vanetv of p~c;..;;:;", temncr-rtu-e rJ,''J~ ',r:f'd' tv-te-nocorcvtpct vo'u.qo corno.oanoos The
corr.crete parr n urc oer roc- ..de, sufi' xes ·I,'~"':;,., , d'C3;e u-e sr,?~: f 'C r-arc-r-eter setccte.r. as ruec, r. below;
ORDER NU",8ER: AIMlJAC'lOO X X X X
I J LrI I J.LINEARITY F.S.1EMPCO PACKAGE, TEMP RANGE AND OUTPUT VOLTAGE0.05% MAX A 15 ppmfoC MAX A 16 P,n Hoernetrc Dec, -~ljl~125"e, lOV and =5V
0.1% MAX B 30 PP'11/~C f\.1AX G 16 Pm H';rI"1":'C D';J, - 55,- ~ 125' e, SVa'l(j!:25V Q2
0.2~~ MAX C 60 ppmf'C MAX C 24 Pm Her rnctsc FI'JlpJC:':, -55/+1 :?S-C, 10V, 5V, =5V, ±2 5V N1
0.3% MAX 0 120 ppm/'e MAX D 24 Pm Htlnnetlc Pfatpack, ~55/t125'c. lOV, 5V, ±5V, ±2 5V N2'
16 Prn H",rnct'c n,p, O/+10.~C, lOV a-id ±5V Q3
16 Pill Herrncnc DID, O/+70-C, 5V <lnd ±.2.5V Q4
SPECIAL NOTE: The follow,n~ I,nelfltvr'tcmpr.o onnon crrrnr.ma,
16 P,n PI<I~IIC D,p. O:l-70 QC, 10V end
':5V T1lions are avartahle for the above -55/t125'e l01, 02, Ntl rr-oucts ,
16 Pm rl,I,IlC Dip. G/<70oC, 5V ou-t i'2 5V T2AA, AC, AD. GA, BS, 8C, CC, DO.
0The follOWing IlnCJfitY'tCmpco option cOlnblnahons dfC aViJ,lJble for the above 01170 C (03, 04. Tl, T2) rr-ocets
«c, Be, CC, DD,
-N2 oav-ce SIn"la' to N 1 uxceor p,n for \.J1n r"pi;)cem~nt for pJ\ 772 and comn,lnlon rcsv.tor "elwor~.
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AIM DAC100 APPLICATION NOTES
lOGIC CODI"'JG - Tr~ r••' DAC1QO u"" corr-orrmeruarv 0, m-
venee b'llJfy IO~lc COC'I,') r e .'11 J:I "ar-r oc s ' ',,,,,,' r."O{~~:::,~ a full
scale output, wtnre a1"\ "II "o-..is" ''';Jut o-ooc cc, i! zvr o scare OUtfJ<.Jt
The output iTlJY 1::,' eJs,l\ m(J~',!,~d to Jr,ornmc.,;IJte coo-pte-
meruarv offset t-,n.:rV. CO'T\\, en'~I'!"ry on,,'s comutc-ocot and
compfemenrarv two's c0r~,.JI~m~nIJrycocos
LOGIC COi\~?ATIBlLlTY _ The Input rome tovots are directly
comp.;;tLble with Oil ar.d TTL roc.c and roc-, .;;110 b-e used with
C""OS logIc oo.cerco fr0'11 J ~,n!le +5 volt svoprv
LOWER RESOLUTIO~ APPLICATIONS - The; ~,'.,j);"CiOO moO ...
be use d In <lppIoC<.Jl1Q'$ '''-1",r' .... S .2;; tha1 10 b.rs or teso ..... t-oo. Ali
1,IIluSI?d toq.c rnpurs must ue lied to u-e h ~'1 .09,e tor proper
operancn "Hoaunq" 10;'(; mputs can cause rrnprooer oceranon
FULL SCALE OUTPUT ADJUSTMENT _ Tr-e outov: current of
the A,','OAC10Q m3Y btl r edoced to p-oo,rce on exact 10.000
IS.OOOl volt output GY ccno-ct.nq a 200r! a :;I~s~ab e res.stance
between r-e Full Scare Ad c st 0"1 aod V- Adi:.Jstrre,;! sr-octd be
made w'tn an ,nput of a'! "zeroes."
BIPOLAR OPERATION _ The "-i'..OAC1GO r-'1ay be conver ted to
b'po'ar cce- ano-i 11'1 rr- ,"C:lr,~ a na.f-s ca'e cvrrcot ''":0 (he outpc t,
th,s 's accc-npusneo P'~ con-vcc ar-q the ,ntunal o co'er reostcr to a
+64 von refeli'nce. Tr·mrn "; of II'e zero oc-cur m3'1 te tac-t.tated
by plaCing a 5CG~ a-1!'Js',Jl:le res.stance rn ser es ... -rn the "S';; licit
reference Trimm,n!! procedure 's as touov.s w,th mouts set to all
"cries", adjust B,pol;J{ Ouse r pot to ucsveo negauve Full SC:;Jle
Valloge; w,th tnputs set to all "zeroes:' ad:ust f.ull Scale pot to
des, red POSitive Full Scale Votte je t!lila!..e cor tum correct end point
voltages are used w,th one's and two's comotcmeru codLngs l
VOLTAGE AT OUTPUT PIN - The iw.,OAC1QO 's des'gned to be
operated wfth roe vo'U()c at the output pm held very close to rer c
vous. Input lcq.c t hreshord revers are ollect:y affected by output D,n
voltage changes; vouoje sw'ngs at me cutout ~JY cause ross of
linearity due to rmprooc r sw,tch,n9 of bits Large lIoltafJi' SWn]S
may cause permanent dJ:r,a'lt' arid si'o:..:d be avo.ceo Prcocr
ope-anon can be obtained With ouro c t IIOIIJ~;'~S held w'th'n "!:- 07
volts, a pan of back-to-hack sll'con diodes t-ed from the output
grourd ISa converue ot ~·.ay of clamp'ng tne output to th,s I,m,!.
PO','fER SUPPLY SEQUENCING - 1",:rQRTANT - Ocras.o-et
eanv .. "DAC1CQ cev.ces may suffer tc-r-cor a-v matfur-cuo ... ;";:j
possible eer rnaoent deroece d vOlta;;e rs present at the logic ,nputs.
tetore the V.. ~,-<;::p:y rs ecaoab'e A s.rr:::'e pr ot ecton c.rcc.r m:;11
be rmpterne-ued by us,ng two s.r.coo diodes to clarno the V-
terminal to the log,e supply as shown III the d,agrdm on paS!E' 7
LOW COST 8 BIT TRf,CKI,\;G AID CO~JVERTER
""I I ~ , 0 C_'JC~ I~I ....x''''~''' CLO<;~ ~"'Tl·' ~OI~'~~ oc I "': I L".'~"""'"'-." , ~' I ;1 ,,'. , , ";';'",~ ',.--I e--: ~;JLJ": V·/C~~C"'.-O>~. 7 ;.~r~ c c..~_~:,,~ ':?-+~-:-o~:-; ..... :x .-E~ " _ ~r'l j r----'·f'------;;/,-ii"'1 't'~~~ . r ,- --- • I
-~-~
-re : f§? ecce- I I t I HIT,., (" ;:::;.ii, ~h' ,IJU- \. .---- i<.J, 0 ': -li..-...-..-J , ! ~,,~ .., '
,,"s "., fer. CLOC" ".~£ ~,,__ ~ ~.'"~-.- --- -~:~~~.."~ ~ -----_..: '''9'4"""'CAC-l00ccn
f",·* ' :--r-+
10 SIT C/ .. co~~!:qrElI
, T
~'M·OTO":l1l
~4 sao!;!.
..
......LOG R,~ ';! • 8'~ 161 "~INl'ul ~,.. _.. ",LL SCALE P 2000S,~f ..... e INPut~ 45C~~, l'IILl SCALE ...o~ -15V
.1- ,),
PCI'oOI A~,\L;:<:;
GROUND Gk':;U~D
(fOR FUll DET AILS. REQUEST APPLICATION NOIE:"A LOW COST, tIlGH PERFOnMANCE TnACKI~~G AID CQNVERT£rl")
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Appendix G (vi)
REGULATED POWER SUPPLIES
LOS VI SERIES
SPECIFICATIO~S AND FEATURES
DC OUTPUT - Voltage regulated for line and load. For voltage and current ratings see table I below.
TABLEt
MAXI:IlUM CURRE!'."T (A:\lPS)
AT A!llBIEl':"T TE~lPERATURE
MODEL VOLTAGE
RANGE
40°C 50°C GOoe
LOS-W-2 2.:t.5% 12.0 10.5 8.5
~ 5.:t. 5% 12.0 10.5 8.5
LOS-W-6 6.±. 5% 10.0 9.0 7.3
LOS-W-12 12.::t. 5% 7.0 5.8 4.6
LOS-W-tS 15.± 5% 6.3 5.2 4.0
LOS-W-20 20.±. 5% 5.2 4.2 3.2
LOS-W-24 24 Z. 5% 4.8 3.8 2.8
--
LOS-W-28 28,:t. 5% 4.2 3.3 2.4
Cunent range must be chosen to suit the appropriate maximum am bient temperature. Current ratmgs apply for entire voltage range.
.~. '" _ " .. _ Nominal 1000 ohms/volt output. The programming coefficient is
negative. Increasing resistance decreases OUtput voltage. Use a low
temperature coefficient resistor to assure most stable operation.
LOS:W·5 through LOS·W·zg .. _ _. " Nominal 200 ohms/volt output. l ricrecsmg resistance mcreas8s
output voltage. Use a low temperature coefficient resistor to assure
most stable opeeeuon.
Programming Voltage _ One-to-one voltage change. The programming supply must have a
reverse current capabihty of 6 ma min. Programming supply need
not have reverse current capability when programming LOS·\V-2.
Remote Sensing , .. , . _ , . _ _" " ., Provision is mndo for remOLe sen~lDg to elimmare the eitoct of power
output lead resistance on DC regulat.ion Sensing leads should be a
twisted pair to nunirmze AC pickup. A 2.5 mf elect. capacitor may
be required between output terminals and sense terminals to reduce
noise pickup.
....•... , .. ..0.15% for input variations from 105-125. 125-105, 210·250, or 250-210
volts AC.
Regulation (load) .. _ _ 0.15% for load venations from no load to full load or full load to no
load. •
Ripple.and Noise .... _.. . _1.5mV rms, 5mV peak to peak with either positive or negative
terminal grounded.
. . O.03%fOC'Temperature Coefficient.
Remote Programming
External Resister
LOS-W·2.
RBGULATED VOLTAGE OUTPUT
Regulation (line) . . . . '"
OVERSHOOT - No overshoot under conditions of pov.er turn-en, tum'off, or power Iailure
Ln AC INPUT - 105,125 or 210·250 volts AC at 47-440 Hz. Standnrd WS-W power supplies are factory wired for 105·125 volt input but can
~ be rewired for 210·2:;0 volt Input. S('(' figure 1 and schomauc dmgraru for rewmnp of AC input, Input power' 240 waus'", Iiatinga
en apply for 57-63 Hz Input, For 47-53 Hz input derate current lO<io for each ambient temperature given In table I. For 63·440 Hz input
o consult factory.
~ ·With output loaded to full current rating and input voltage 125 volts AC, 60 Hz.
t.:> OVERLOAD PROTECTION - Automeuc electronic current hmitmg circuit, limits output current to e safe value, protecting load
and power supply when external overloads and direct shorts occur.
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•c,
(NOTE6)
-ov
RI.
15'< .1:10",4
lI4"",COMP(NOTE 7)
!ALAIVIBDA
ELECTRC~ICS COllI'
II(L~'LL£. 1oI(.,01t"
"~ SUBSlO,,,IlY
, .
R8
{NOTE 6)
R7
(NOTE 6)RI>
22<:!:2%
1/41'0' .Fll'~
(,.,O,E 7)
R'WOTE6)
s
,--------Q.s
r"--.,.:+-:::.::..::::.:e:::t;-...!>--;::"Jr--h~'~~-H""",---,---_....o:"
e SEE TABLE II FOR:CO~I'O"E~T VALUES,
7. RI3 6 Ill!'; ONLY USEO C"l MOCEL LCS-W-2.
e CII. OI'lLY US::O 0'0 IolCoELS L.O$-W-12 THRU LOS-'Il'-28.
RIl,RI4,RI5
~8~loo% ('>OTE 6)1R6 I
AC I TI ~OV, ELtC! NOTE6)1
\1
'""
R5 RI2
'i FBL-OO- RI 1001:10% (NOTE6)054 (NOTE6)
"
1/211I COMP
750
CI 1:5% R9lI2W 600(PlOTE6) COM? ±IO%
l'I/2W
WW
CR, NOTEli
FSL-OO-054
! VDCAOJ
"0,001 :!:20% ,RIO
iOOOV,ICERA~IC I r(NOTE 6)
"IOTE12
TABUlI
S01£""TlC DATAI'.!HI'.£'i("E5
IolOD~LS Los." 2 TliftL LDS" ~8
,
_ ......,Com_1I
;, u I I0 " .,... " " U U •• ". .n ." ." ." I
-io-tccs ·11)+15'lo
.,.,. I U~ 1'4'" ... ,,. i l'4W ! ..~ i U • 114W I ~. ... i.-. ,,= ""'" ! "11I'4. 00" "~ .~ " OOM' TIl-iii 11,2\1{ ~; I FIL\l ,. ewI I i .. " .. •.•I I I I ,
I ! I I I
, I I II I U i '" ; '" I tee I I c r IL(lS.",.: 11~.OOOt1d : ~~ i LI~l I Ll~l ~ '" '" eco '" ,-~ ""I IS W<k I ". I 1,1"" 1,4"" , ~ ... ~,! ! I , I ,
I 1" '" 1 I 1 i I I.. 26000." ~~ U~l ! Ll!>7 2491 3831 '" '" ~ '" 010 : '" Itos-.. H.clc ". 1,~>1o ~, , ~, '" u, u. --I 1,2"" ! , I,
I,,~~ ~~ i ", I 2491 I I '" ! eas I I I=w. L\~7 I Ll!>l I i ." 3J3K ". I see ". -~ '" OI' I,,- ,,- 1,1" 112'" i ." 1 .c;~ i ~, 1, ,
I , I Iססoo •• ,~~
'" 141K i '"LlJS.W·l2 I un I ~U6
sac
. •• ,~ "K sec ,~ ,~
'" I"'0 ~. .. 114"" ~ U .. ~. ~. ,
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015'":', for input vanauone from 105·125 or 125-105 volts AC.
0.15C-" for load venaucns from no load to iuliload or luJlload to no load.
15mV rms. 5mV peak to peak.
O.03"""jDC
Provision ismede for remote sensing to rmmmize the effect of power
output lead ressstance . on DC rejruiaunn Sensing leads should be •
twisted pair to mir-umze AC pickup A 25 mf elect. capacitor may be
required between output termmals and sense terminals to reduce noise
pickup.
"
i~\iST~~UCT~O~j rJu:~~~uAL
REGULATED POWER SUPPLIES
LOD- Y-152,l.OD·Z-152
SPECIFICATlO:-;S Al";O FEATURES
DC OUTPUT - Voltage regulated for hne and load For voltage and current ratings see table 1
TABLE t
MAXI~ll'M CURRENT (rnA)
AT A~1BIESTTE~1PERATURE
MODEL VOLTAGERANGE 40°c seve GOoe
LOD'Y'152 J;12to.±.15 1000 750 500
... LOD,Z-152 +12to+15 500 375 250
•
Cu..-n!'nt range must be chosen to suit the appropriate maximum ambient temperature. Current ratJngs apply for entire voltage range.
REGULATED VOLTAGE OUTPUT leach eide]
Regulation (line)
Regulation Cload) ' . . .. .
Rlpp!~and~oise, .
T e-nperature CoeffiCient
Remote Sensing ..
OVERSHOOT - No overshoot under conditions of power turn-on. turn-off or power failure.
AC ISPl.:T - 105·125 or 210-250 volts AC at 47-440 Hz. Standard LOD-Y and LOD-Z power supplies &rIO factory wired for 105·125 volt input, but
can be rewired for 210·250 volt Input See Figure 1 and scberni: uc diagram for re.... lrIn~ of AC input Input power". i5 Watts (LOD'YI
40 \\ arts ILOD-Zl. Power teetore: 0 7. Racing-s apply lor 57-63H: Input. For 47-53Hz Input derate current 10'<0 for path llrnhif'nt tptI'pprature
JtI""To II. ceale 1. For 6J'HO Hz mput consult factory.
-With output loaded to full current rat.mg and input voltage 125 volts AC. 6OHr..
TRACKISG - Absolute difference between negative and posiuve outputs within 2%.0.2% change for all conditions of lme, load. and temperature.
Q\"ERLOAD PROTECTIO~ _ Automatic electronic current limiting circuit, limits output current to a safe value. protecting load ~nd power
supply when overloads and direct shorts occur. ...
l!'o:Pt.:1' ASD OUTPUT CO:-.!I"ECTIONS See outline drawing for location.
ACinput Terrranals on transformer
Ground. 'Terrnmal on transformer
DCoutput. 'Turret termlr.al on printed circuit board
Sensing Turret terminal on printed Circuit board
O... ef\'olta-ge Prctectcr . . .. . . QUick disconnect terminal on printed circuit beard with mating connector
attached.OPi'.R.\TI~GAi"IBIENTTE~1PERATURERANGE A?<.:D DUTY CYCLE _ Continuous duty from o-cto +60""C ambient with corresponding
load current ratings for all modes of operation.
STORAGE TEMPERATURE _ ·20"C to +85°C
DC OUTPUT CONTROL - Screwdriver voltage adjust control permits adjustment of DC output voltage. See. outline drawing for location of
control.
GUARANTEE - 60 day
PHYS1CAL DATA
Siz.e..
Weight
Finish
guarantee from date of shipment ..... materials and labor.
LOD·Y; 5·5/8" x 4-7/8" x 2·112"; LOD·Z: 4·7/8" x 4" x 1-5/8"
LOD·Y: 3-3/4 lbs. net; 4 lbs shrppmg: LOD·Z· 1·7!8Ibs. net; 2·1/81bs.
shtppmg
Gray. FED. STD. 595 No. 26081
Extemallv mounted Over-voltage Prol£>ctor LMOY·3 IS available. Addi-
trona! wrre must be added to the Overv oltage Protector leads in order
to reach the power supply output terminals
MO~NTING - Three surfaces. each with clearance mounting holes.~can be utilized tor mou ntmg this unit. Air CIrculatIon I~ required when umt
IS mountro in confIDed areas Refer to Outhne Drawing for mounting details.
"J"Ol;>TION - Standard LOD·Y and LOD-Z power supplies can be obLBinedfor 90·110 VAC. 47·440 Hz input. For 47·53 Hz input derate current
1Oc;-~ for each ambient temperature gwen in table 1. For 63·440 Hz mput consult factory.
to UVERVOLTAGE PROTECTOR ACCESSORY
C\1 AdJustable.
Q),
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A 79
saturation of the secondary core, the secondary inductance
will be modified and the amplitude of oscillations will
stabilize at a finite steady value.
The required double frequency variation in inductance
is produced by the primary flux. The secondary side
by itself, therefore, constitutes a parametric power
oscillator which must be "pumped" at twice its output
frequency. The energy dissipated in the secondary
circui t as loss es as well as the load CD nne c-t.cd across
the secondary terminals, has to be supplied by the "pump".
But since the secondary has no direct external source
for its excitation, the primary side has to act as a
pump, drawing energy from the main supply and delivering
it to the secondary indirectly, through the degree of
variation of the parameter which is the secondary inductance.
o load across the terminals of the secondary has a damping
effect on the secondary oscillations causing detuning
and lowering of the Q.-,Eactor--of the-cir-cuit. The
secondary voltage is at the same frequency but 900 out of
phase with the primary voltage.
•
. .
Unlike the conventional transformer, the secondary of a
parametric transformer operates like an oscillator and
its output voltage is produced through parametric oscilla-
tions and not through electromagnetic induction. The
secondary voltage is, therefore, largely independent of
the harmonics in the primary voltage. This feature
makes the parametric transformer an excellent natural
line filter and regulator.
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